Simulator Configuration Guide for Synopsys Models

More documents

Recommendations

Info

Chapter 6: Using NC-VHDL with Synopsys ModelsSimulator Configuration GuideFor NC-VHDL Version 3 or LowerFollow these steps to create an NC-VHDL (version 3 or lower) compatible libfmi.sodynamic library for use with VERA and DWMM models.1. Create a C source file named sim_user.c in which to put the fmiLibraryTable, orcopy the sim_user.c file from the VERA tree to use as a template:cp $VERA_HOME/lib/nc_vhdl/sim_user.c .2. Add the following lines to the new sim_user.c:#include extern fmiModelTableT vera_mtbl;extern fmiModelTableT CpipeModelTable;/*** Add externs for the fmiModelTables of any other C code modules** included in your custom libfmi.(so|sl) dynamic library*/fmiLibraryTableT fmiLibraryTable = {{ "vera", vera_mtbl }, /* mapping for VERA C code */{ "Cpipe", CpipeModelTable }, /* mapping for DWMM model C code *//*** Add map entries for any other C code modules included in your custom** libfmi.(so|sl) dynamic library. Refer to vendor documentation** to determine the names needed for each product.*/{ 0, 0 }, /* null entry to mark the table end */};3. Compile sim_user.so, as in this example for Solaris:/opt/SUNWspro/bin/cc -c -KPIC -o sim_user.o \-I$CDS_INST_DIR/tools.sun4v/inca/include sim_user.c4. Combine the sim_user.o and object files for each product included in the libfmi.sofile:/opt/SUNWspro/bin/cc -G -o libfmi.so \sim_user.o \${VERA_HOME}/lib/vera_user.o \${VERA_HOME}/lib/libVERA.a \${VERA_HOME}/lib/nc_vhdl/libVERAbr.a${LMC_HOME}/lib/sun4Solaris.lib/libfmi_ar.a118 Synopsys, Inc. October 6, 2003
Simulator Configuration GuideChapter 6: Using NC-VHDL with Synopsys ModelsNoteMake sure there is only one fmiLibraryTable among all the objectscombined into the libfmi.so file. You can use the UNIX nm command (andC shell) to do this:foreach obj ( )nm ${obj} | grep fmiLibraryTableendIf fmiLibraryTable is defined more than once, the libfmi.so will probably beunusable.5. Use NC-VHDL to compile and elaborate your design:% ncvhdl testbench.vhd% ncelab testbench_configuration6. Set the LMC_TIMEUNIT environment variable to -12 for 1 ps resolution:% setenv LMC_TIMEUNIT -12This sets a global timing resolution for all SWIFT models in your simulation. Formore information on the LMC_TIMEUNIT environment variable, refer to theCadence documentation for NC-VHDL.7. Set your LD_LIBRARY_PATH (Solaris) or SHLIB_PATH (HP-UX) environmentvariable so the working directory where you created the new libfmi.(so|sl) is first onthe library directory path list.% setenv LD_LIBRARY_PATH ":${LD_LIBRARY_PATH}"8. Invoke NC-VHDL to simulate your design:% ncsim testbench_configurationFor NC-VHDL Version 4 or HigherFollow these steps to use NC-VHDL (version 4 or higher) with VERA and DWMMmodels.1. Set the dynamic library search path to look first in the VERA library directory, andthen in the LMC_HOME solaris library:% setenv LD_LIBRARY_PATH"${VERA_HOME}/lib/nc_vhdl:${LMC_HOME}lib/sun4Solaris.lib:${LD_LIBRARY_PATH}"2. Use NC-VHDL to compile and elaborate your design:% ncvhdl testbench.vhd% ncelab testbench_configurationOctober 6, 2003 Synopsys, Inc. 119
Page 1:
Simulator ConfigurationGuide for Sy
Page 4 and 5:
ContentsSimulator Configuration Gui
Page 6 and 7:
ContentsSimulator Configuration Gui
Page 8 and 9:
FiguresSimulator Configuration Guid
Page 10 and 11:
TablesSimulator Configuration Guide
Page 12 and 13:
PrefaceSimulator Configuration Guid
Page 14 and 15:
Page 16 and 17:
Page 18 and 19:
Chapter 1: Using Synopsys Models wi
Page 20 and 21:
Page 22 and 23:
Page 24 and 25:
Page 26 and 27:
Page 28 and 29:
Page 30 and 31:
Page 32 and 33:
Page 34 and 35:
Page 36 and 37:
Page 38 and 39:
Page 40 and 41:
Chapter 2: Using VCS with Synopsys
Page 42 and 43:
Page 44 and 45:
Page 46 and 47:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Chapter 3: Using ModelSim Verilog w
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69: Chapter 3: Using ModelSim Verilog w
Page 74 and 75: Chapter 4: Using ModelSim VHDL with
Page 90 and 91: Chapter 5: Using NC-Verilog with Sy
Page 108 and 109: Chapter 6: Using NC-VHDL with Synop
Page 124 and 125: Chapter 7: Using QuickSim II with S
Page 168 and 169:
Chapter 7: Using QuickSim II with S
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
.Chapter 7: Using QuickSim II with
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Page 188 and 189:
Page 190 and 191:
Page 192 and 193:
Chapter 8: Using Scirocco with Syno
Page 194 and 195:
Page 196 and 197:
Page 198 and 199:
Page 200 and 201:
Page 202 and 203:
Page 204 and 205:
Page 206 and 207:
Page 208 and 209:
Chapter 9: Using VERA with Synopsys
Page 210 and 211:
Page 212 and 213:
Page 214 and 215:
Page 216 and 217:
Page 218 and 219:
Page 220 and 221:
Page 222 and 223:
Page 224 and 225:
Page 226 and 227:
Page 228 and 229:
Page 230 and 231:
Page 232 and 233:
Page 234 and 235:
Page 236 and 237:
Page 238 and 239:
Page 240 and 241:
Page 242 and 243:
Page 244 and 245:
Page 246 and 247:
Page 248 and 249:
Page 250 and 251:
Page 252 and 253:
Page 254 and 255:
Page 256 and 257:
Page 258 and 259:
Page 260 and 261:
Page 262 and 263:
Chapter 10: Using SystemC with Syno
Page 264 and 265:
Page 266 and 267:
Page 268 and 269:
Appendix A: Using LMTV with Synopsy
Page 270 and 271:
Page 272 and 273:
Page 274 and 275:
Page 276 and 277:
Page 278 and 279:
Page 280 and 281:
Page 282 and 283:
Appendix B: Using Custom Memory Mod
Page 284 and 285:
Page 286 and 287:
Page 288 and 289:
Page 290 and 291:
Page 292 and 293:
Page 294 and 295:
Page 296 and 297:
Page 298 and 299:
Page 300 and 301:
Page 302 and 303:
IndexSimulator Configuration Guide$
Page 304 and 305:
IndexSimulator Configuration Guidef
Page 306 and 307:
IndexSimulator Configuration GuideL
Page 308 and 309:
IndexSimulator Configuration GuideQ
Page 310 and 311:
IndexSimulator Configuration GuideS
show all

Simulator Configuration Guide for Synopsys Models

Create successful ePaper yourself

Delete template?

Save as template?