12.07.2015 Views

Simulator Configuration Guide for Synopsys Models

Simulator Configuration Guide for Synopsys Models

Simulator Configuration Guide for Synopsys Models

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

v<strong>Simulator</strong> <strong>Configuration</strong> <strong>Guide</strong>Chapter 5: Using NC-Verilog with <strong>Synopsys</strong> <strong>Models</strong>lmvsg Command ReferenceFor a specified hardware model the lmsvg script creates a model.v file and places it inthe specified destination directory.Syntaxlmvsg [-d destination] [-i] [-w] [-v vector_path] [-h] model.MDLArguments-d destination Specifies the destination directory in which to store thegenerated model.v file. The default is the current directory.-i Generates a warning if a pin name is an illegal Verilogidentifier. By default, no warning is issued.-w Specifies pullup and pulldown signal strength of weak1 andweak0 instead of the default pull1 and pull0, respectively.This will provide compatibility with Cadence's hardwaremodeler interface.-v vector_path Specifies the pathname to the file containing a list of vectors.-h Displays the online help <strong>for</strong> this command.model.MDLSpecifies the name of the MDL file of the hardware modelwhose model.v file is to be generated.DescriptionThe lmvsg script creates a model.v, in the destination directory. The model’s pin namesmay not be legal Verilog identifiers. If a pin name is found that is not a legal Verilogidentifier, lmvsg escapes the illegal name (<strong>for</strong> example, the pin name “-CLR” becomes“\-CLR”.) and, if the -i switch was issued, displays a warning message.If a pin alias is defined in the model.NAM file, the pin alias is used as the pin name. Forin<strong>for</strong>mation about editing the model.NAM file, refer to the ModelSource User’s Manual.By default, lmvsg generates a module that contains a port <strong>for</strong> each logical pin. If youwant the module to use vectors <strong>for</strong> buses, you can provide a file containing a list of thevectors. For example, if a device contains a 32-bit address bus, the default behavior oflmvsg is to generate a module with a port list containing the ports A0, A1, ..., A31. Youcan use the -v switch to name a file containing the statement “A[31:0]”. lmvsg thengenerates the module using a 32-bit vector <strong>for</strong> the address bus.October 6, 2003 <strong>Synopsys</strong>, Inc. 105

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!