An Improved VLSI Test Economics Analysis System - Laboratory for ...
An Improved VLSI Test Economics Analysis System - Laboratory for ... An Improved VLSI Test Economics Analysis System - Laboratory for ...
s386s4000.90.90.80.80.70.7Fault Coverage (FC)0.60.50.40.3Fault Coverage (FC)0.60.50.40.30.20.20.10.100−0.10 50 100 150 200 250Test Vector Length (V)PIs 7 Vectors 273POs 7 fc 0.0173FFs 6 Err Sqrt 1.9e-3Gates 159Depth 5−0.10 500 1000 1500 2000 2500Test Vector Length (V)PIs 3 Vectors 1917POs 6 fc 0.0013FFs 21 Err Sqrt 4.5e-3Gates 162Depth 11s4441*s526Fault Coverage (FC)0.90.80.70.60.50.40.30.20.10Fault Coverage (FC)0.90.80.70.60.50.40.30.20.1−0.10 500 1000 1500 2000Test Vector Length (V)PIs 3 Vectors 2497POs 6 fc 0.0011FFs 21 Err Sqrt 1.7e-3Gates 181Depth 1100 500 1000 1500 2000Test Vector Length (V)PIs 3 Max. Vec 2302POs 6 Max. FC 0.69FFs 21 fc 0.0009Gates 193 Err Sqrt 1.8e-2Depth 1164
Fault Coverage (FC)10.90.80.70.60.50.40.30.2*s526nFault Coverage (FC)0.90.80.70.60.50.40.30.20.1s6410.100 200 400 600 800 1000 1200 1400 1600 1800Test Vector Length (V)PIs 3 Max. Vec 1814POs 6 Max. FC 0.69FFs 21 fc 0.0025Gates 194 Err Sqrt 2.8e-20−0.10 20 40 60 80 100 120 140 160 180 200Test Vector Length (V)PIs 35 Vectors 203POs 24 fc 0.0285FFs 19 Err Sqrt 9e-4Gates 379Depth 6s713s8200.90.90.80.80.70.7Fault Coverage (FC)0.60.50.40.3Fault Coverage (FC)0.60.50.40.30.20.20.10.100−0.10 20 40 60 80 100 120 140 160 180Test Vector Length (V)PIs 35 Vectors 196POs 23 fc 0.0378FFs 19 Err Sqrt 3.5e-3Gates 393Depth 6−0.10 200 400 600 800 1000Test Vector Length (V)PIs 18 Vectors 1117POs 19 fc 0.0044FFs 5 Err Sqrt 7.3e-4Gates 289Depth 465
- Page 19 and 20: (a) (b) (c)Figure 2.1: Area relatio
- Page 21 and 22: The proposed economic models consis
- Page 23 and 24: However, cost is greatly impacted b
- Page 25 and 26: Type II: C = UR f N tThis equation
- Page 27 and 28: where K dsgn is user dened design c
- Page 29 and 30: where U space is price of the build
- Page 31 and 32: Table 2.6: N pass and N v ratio.Bef
- Page 33 and 34: is aected by gate count, complexity
- Page 35 and 36: FC100%FC100%Phase IPhase IIVV(a)(b)
- Page 37 and 38: In our study, we run ATPG for ISCAS
- Page 39 and 40: asR dft = 1 2 (TMM grow +2TMM matu
- Page 41 and 42: Chapter 3System DevelopmentIn our s
- Page 43 and 44: the browser.3.2 Analysis FlowConnec
- Page 45 and 46: (a)(b)Figure 3.4: Model Editor: (a)
- Page 47 and 48: If this equation is a function, for
- Page 49 and 50: Table 4.1: ISCAS'89 benchmark circu
- Page 51 and 52: Table 4.2: Fault coverage parameter
- Page 53 and 54: Table 4.3: Fault coverage and test
- Page 55 and 56: 4.3 Case StudyIn this section, a re
- Page 57 and 58: Table 4.8: Parameters of time model
- Page 59 and 60: Table 4.12: Cost of dierent volume.
- Page 61 and 62: in Figure 4.4 for 2K volume and Fig
- Page 63 and 64: circuits were translated to Verilog
- Page 65 and 66: Design space cost for rent building
- Page 67 and 68: Revenue with DFT design:R dft = 1 2
- Page 69: 1s298s344Fault Coverage (FC)0.90.80
- Page 73 and 74: Fault Coverage (FC)10.90.80.70.60.5
- Page 75 and 76: 1*s38584.10.90.80.7Fault Coverage (
- Page 77 and 78: Kd mp : user-dened man-power cost .
- Page 79: [13] R. G. Bennetts, C. M. Maunder,
s386s4000.90.90.80.80.70.7Fault Coverage (FC)0.60.50.40.3Fault Coverage (FC)0.60.50.40.30.20.20.10.100−0.10 50 100 150 200 250<strong>Test</strong> Vector Length (V)PIs 7 Vectors 273POs 7 fc 0.0173FFs 6 Err Sqrt 1.9e-3Gates 159Depth 5−0.10 500 1000 1500 2000 2500<strong>Test</strong> Vector Length (V)PIs 3 Vectors 1917POs 6 fc 0.0013FFs 21 Err Sqrt 4.5e-3Gates 162Depth 11s4441*s526Fault Coverage (FC)0.90.80.70.60.50.40.30.20.10Fault Coverage (FC)0.90.80.70.60.50.40.30.20.1−0.10 500 1000 1500 2000<strong>Test</strong> Vector Length (V)PIs 3 Vectors 2497POs 6 fc 0.0011FFs 21 Err Sqrt 1.7e-3Gates 181Depth 1100 500 1000 1500 2000<strong>Test</strong> Vector Length (V)PIs 3 Max. Vec 2302POs 6 Max. FC 0.69FFs 21 fc 0.0009Gates 193 Err Sqrt 1.8e-2Depth 1164
Change language