12.07.2015 Views

An Improved VLSI Test Economics Analysis System - Laboratory for ...

An Improved VLSI Test Economics Analysis System - Laboratory for ...

An Improved VLSI Test Economics Analysis System - Laboratory for ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Chapter 4Experimental Result4.1 ISCAS89 Benchmark OverviewThe ISCAS'89 test generation benchmark data can be obtained from ftp://mcnc.mcnc.orgor http://www.cbl.ncsu.edu/benchmarks. This benchmark suit contains a total of 31 circuitbenchmarks; their essential statistics are shown in Table 4.1 [25]. The naming conventionis similar to the ISCAS'85 set: s# The letter s signies that the circuit is synchronoussequential; the number that follows represents the number of interconnect lines among thecircuit primitives.A total of seven ISCAS'89 benchmark circuits have been modied. Four of the sevencircuits have been modied to eliminate ip-ops that were unreachable by any path startingat the primary inputs. This was accomplished by removing selected ip-ops from thecircuit and declaring these ip-op inputs and outputs to be primary outputs and inputs,respectively. The aected circuits are s9234, s13207, s15850 and s38584. The other threecircuits modied are digital fraction multipliers that were functionally incorrect. The aectedcircuits are s208, s420 and s838. All seven circuits have been renamed to add a .1 sux totheir names. For example, the corrected version of s208.bench is named s208.1.bench.4.2 Model Parameters EvaluationWe focus our experiment on fault coverage and chip area. They are represented in followingtwo subsection, respectively.42

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!