12.07.2015 Views

LTC8043 - Serial 12-Bit Multiplying DAC in SO-8 - Linear Technology

LTC8043 - Serial 12-Bit Multiplying DAC in SO-8 - Linear Technology

LTC8043 - Serial 12-Bit Multiplying DAC in SO-8 - Linear Technology

SHOW MORE
SHOW LESS
  • No tags were found...

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>LTC8043</strong>ELECTRICAL CHARACTERISTICSV DD = 5V, V REF = 10V, V IOUT = GND = 0V, T A = T MIN to T MAX , unless otherwise specified.ALL GRADESSYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITSDigital InputsV IH Digital Input High Voltage ● 2.4 VV IL Digital Input Low Voltage ● 0.8 VI IN Digital Input Current V IN = 0V to V DD ● 0.001 ±1 µAC IN Digital Input Capacitance V IN = 0V,(Note 3) ● 8 pFTim<strong>in</strong>g Characteristics (Note 3)t DS <strong>Serial</strong> Input to Clock Setup Time ● 30 – 5 nst DH <strong>Serial</strong> Input to Clock Hold Time ● 60 25 nst SRI <strong>Serial</strong> Input Data Pulse Width ● 80 nst CH Clock Pulse Width High ● 80 nst CL Clock Pulse Width Low ● 80 nst LD Load Pulse Width ● 140 nst ASB LSB Clocked <strong>in</strong>to Input Register ● 0 nsto Load <strong>DAC</strong> Register TimePower SupplyV DD Supply Voltage ● 4.75 5 5.25 VI DD Supply Current Digital Inputs = 0V or V DD ● 100 µADigital Inputs = V IH or V IN ● 500 µAThe ● denotes specifications which apply over the full operat<strong>in</strong>gtemperature range.Note 1: ±0.5LSB = ±0.0<strong>12</strong>% of full scale.Note 2: Us<strong>in</strong>g <strong>in</strong>ternal feedback resistor.Note 3: Guaranteed by design, not subject to test.Note 4: I OUT with <strong>DAC</strong> register loaded with all 0s.Note 5: Typical temperature coefficient is 100ppm/°C.Note 6: I OUT load = 100Ω <strong>in</strong> parallel with 13pF.Note 7: To 0.01% for a full-scale change, measured fromfall<strong>in</strong>g edge of LD.Note 8: V REF = 0V. <strong>DAC</strong> register contents changed from all 0s to all 1s orfrom all 1s to all 0s.Note 9: V REF = 6V RMS at 1kHz. <strong>DAC</strong> register loaded with all 1s.Note 10: 10Hz to 100kHz between R FB and I OUT . Calculation from e n =√4KTRB where: K = Boltzmann constant (J/K°); R = resistance (Ω);T = resistor temperature (°K); B = bandwidth (Hz).BLOCK DIAGRAMWV REF140k40k40k20k40k20k40k20k40k40k10k2R FB3I OUTV DD84GNDDECODERLD5LOADBIT 1(MSB)BIT 2 BIT 3 BIT 4 BIT <strong>12</strong>(LSB)<strong>DAC</strong> REGISTERCLK7CLKINPUT <strong>12</strong>-BIT SHIFT REGISTERIN6SRIInformation furnished by L<strong>in</strong>ear <strong>Technology</strong> Corporation is believed to be accurate and reliable.However, no responsibility is assumed for its use. L<strong>in</strong>ear <strong>Technology</strong> Corporation makes no representationthat the <strong>in</strong>terconnection of its circuits as described here<strong>in</strong> will not <strong>in</strong>fr<strong>in</strong>ge on exist<strong>in</strong>g patent rights.8043 BD3

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!