Scalable RTL in Design and Verification

Scalable RTL in Design and Verification Scalable RTL in Design and Verification

12.07.2015 Views

IntroductionOverview• Prior Design Work• Current and Future Design Work• Application of Scalable RTL Strategy• Results• ConclusionsScalable RTL in Design and Verification 9/17/2007 Page 2

MMMMMMPrior Design WorkI/OI/ONCPPI/OI/ONCPPGeneral DescriptionKeyNC- Node ControllerM- MemoryI/O- I/O BridgeP- ProcessorI/OI/OPPI/OI/OPP• Scalable ServersI/ONCPI/ONCP• Node Controller ASICs– Processor Interfaces– Memory Interfaces– I/O Interfaces– Scale-up Interfaces– CrossbarI/OMI/OI/OMMIUIUPI/OMRN RN RNRU RU RUXBUMPUPUMPPPI/OIUPUPKeyI/O- I/O BridgeRN- Remote NodeM- MemoryP- ProcessorIU- I/O UnitRU- Remote UnitMU- Memory UnitPU- Processor UnitXBU- Crossbar UnitMU MU MUM M MScalable RTL in Design and Verification 9/17/2007 Page 3

MMMMMMPrior <strong>Design</strong> WorkI/OI/ONCPPI/OI/ONCPPGeneral DescriptionKeyNC- Node ControllerM- MemoryI/O- I/O BridgeP- ProcessorI/OI/OPPI/OI/OPP• <strong>Scalable</strong> ServersI/ONCPI/ONCP• Node Controller ASICs– Processor Interfaces– Memory Interfaces– I/O Interfaces– Scale-up Interfaces– CrossbarI/OMI/OI/OMMIUIUPI/OMRN RN RNRU RU RUXBUMPUPUMPPPI/OIUPUPKeyI/O- I/O BridgeRN- Remote NodeM- MemoryP- ProcessorIU- I/O UnitRU- Remote UnitMU- Memory UnitPU- Processor UnitXBU- Crossbar UnitMU MU MUM M M<strong>Scalable</strong> <strong>RTL</strong> <strong>in</strong> <strong>Design</strong> <strong>and</strong> <strong>Verification</strong> 9/17/2007 Page 3

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!