ATmega32A Datasheet - Sunrom Technologies

More documents

Recommendations

Info

ATmega32A2. OverviewThe Atmel ® AVR ® ATmega32A is a low-power CMOS 8-bit microcontroller based on the AVRenhanced RISC architecture. By executing powerful instructions in a single clock cycle, theATmega32A achieves throughputs approaching 1 MIPS per MHz allowing the system designerto optimize power consumption versus processing speed.2.1 Block DiagramFigure 2-1.Block DiagramVCCPA0 - PA7PC0 - PC7PORTA DRIVERS/BUFFERSPORTC DRIVERS/BUFFERSGNDPORTA DIGITAL INTERFACEPORTC DIGITAL INTERFACEAVCCMUX &ADCADCINTERFACETWIAREFPROGRAMCOUNTERSTACKPOINTERTIMERS/COUNTERSOSCILLATORPROGRAMFLASHSRAMINTERNALOSCILLATORXTAL1INSTRUCTIONREGISTERGENERALPURPOSEREGISTERSWATCHDOGTIMEROSCILLATORINSTRUCTIONDECODERXYZMCU CTRL.& TIMINGXTAL2RESETCONTROLLINESALUINTERRUPTUNITINTERNALCALIBRATEDOSCILLATORAVR CPUSTATUSREGISTEREEPROMPROGRAMMINGLOGICSPIUSART+-COMP.INTERFACEPORTB DIGITAL INTERFACEPORTD DIGITAL INTERFACEPORTB DRIVERS/BUFFERSPORTD DRIVERS/BUFFERSPB0 - PB7PD0 - PD738155C–AVR–02/11
Page 4 and 5: ATmega32A2.2 Pin DescriptionsThe At
Page 8 and 9: ATmega32AThe ALU supports arithmeti
Page 10 and 11: ATmega32A6.4 General Purpose Regist
Page 12 and 13: ATmega32Ations of the AVR architect
Page 14 and 15: ATmega32AWhen the Atmel ® AVR ® e
Page 17 and 18: ATmega32AFigure 7-1.Program Memory
Page 19 and 20: ATmega32A7.4 EEPROM Data MemoryThe
Page 21 and 22: ATmega32A7.6.2 EEDR - EEPROM Data R
Page 23 and 24: ATmega32AAssembly Code ExampleEEPRO
Page 25 and 26: ATmega32A8. System Clock and Clock
Page 27 and 28: ATmega32A8.4 Crystal OscillatorXTAL
Page 29 and 30: ATmega32ANote: 1. These options sho
Page 31 and 32: ATmega32AFigure 8-4.External Clock
Page 33 and 34: ATmega32A9. Power Management and Sl
Page 35 and 36: ATmega32AIf the Asynchronous Timer
Page 37 and 38: ATmega32A9.9 Register Description9.
Page 39 and 40: ATmega32AFigure 10-1.Reset LogicDAT
Page 41 and 42: ATmega32AFigure 10-5.Brown-out Rese
Page 43 and 44: ATmega32A• Bit 2 - BORF: Brown-ou
Page 45 and 46: ATmega32A11. InterruptsThis section
Page 47 and 48: ATmega32AWhen the BOOTRST Fuse is u
Page 49 and 50: ATmega32AAssembly Code ExampleMove_
Page 51 and 52: ATmega32ANote that enabling the alt
Page 53 and 54:
ATmega32AFigure 12-3.Synchronizatio
Page 55 and 56:
ATmega32Aabove mentioned sleep mode
Page 57 and 58:
ATmega32ATable 12-2.Generic Descrip
Page 59 and 60:
ATmega32ATable 12-5.Overriding Sign
Page 61 and 62:
ATmega32ATable 12-7.Overriding Sign
Page 63 and 64:
ATmega32A• SDA - Port C, Bit 1SDA
Page 65 and 66:
ATmega32A• OC1A - Port D, Bit 5OC
Page 67 and 68:
ATmega32A12.4.5 PORTB - Port B Data
Page 69 and 70:
ATmega32A13. External Interrupts13.
Page 71:
ATmega32Athe ISC2 bit can be change
Page 74 and 75:
ATmega32A(TIMSK). TIFR and TIMSK ar
Page 76 and 77:
ATmega32AFigure 14-3.Output Compare
Page 78 and 79:
ATmega32A14.6.1 Compare Output Mode
Page 80 and 81:
ATmega32Ainverted PWM outputs. The
Page 82 and 83:
ATmega32Aput will be continuously l
Page 84 and 85:
ATmega32AFigure 14-11. Timer/Counte
Page 86 and 87:
ATmega32ATable 14-5. Compare Output
Page 88 and 89:
ATmega32A15. Timer/Counter0 and Tim
Page 90 and 91:
ATmega32A15.5 Register Description1
Page 92 and 93:
ATmega32AFigure 16-1. 16-bit Timer/
Page 94 and 95:
ATmega32A16.3 Accessing 16-bit Regi
Page 96 and 97:
ATmega32AThe following code example
Page 98 and 99:
ATmega32AThe Timer/Counter Overflow
Page 100 and 101:
ATmega32ARegister has been read. Af
Page 102 and 103:
ATmega32A16.7 Compare Match Output
Page 104:
ATmega32AFigure 16-6.CTC Mode, Timi
Page 109 and 110:
ATmega32Athe maximum resolution is
Page 112 and 113:
Page 114 and 115:
ATmega32ATCCR1A is written when ope
Page 116 and 117:
ATmega32A16.10.3 TCNT1H and TCNT1L
Page 118 and 119:
ATmega32A• Bit 5 - ICF1: Timer/Co
Page 120 and 121:
ATmega32A17.2.1 Registers17.2.2 Def
Page 122 and 123:
ATmega32AFigure 17-3.Output Compare
Page 124 and 125:
ATmega32AA change of the COM21:0 bi
Page 126 and 127:
ATmega32APWM mode is shown in Figur
Page 128 and 129:
ATmega32APWM frequency for the outp
Page 130 and 131:
Page 132 and 133:
ATmega32A17.10 Timer/Counter Presca
Page 134 and 135:
ATmega32ATable 17-4 shows the COM2[
Page 136 and 137:
ATmega32AThe mechanisms for reading
Page 138 and 139:
ATmega32A18. SPI - Serial Periphera
Page 140 and 141:
ATmega32AWhen the SPI is enabled, t
Page 142 and 143:
Page 144 and 145:
ATmega32A• Bit 5 - DORD: Data Ord
Page 146 and 147:
ATmega32Anal, ensuring sufficient t
Page 148 and 149:
ATmega32AFigure 19-1. USART Block D
Page 150 and 151:
ATmega32AFigure 19-2.Clock Generati
Page 152 and 153:
ATmega32AFigure 19-3.Synchronous Mo
Page 154 and 155:
ATmega32AAssembly Code Example (1)U
Page 156 and 157:
ATmega32AAssembly Code Example (1)U
Page 158 and 159:
ATmega32Abits of the data read from
Page 160 and 161:
ATmega32A19.7.3 Receive Compete Fla
Page 162 and 163:
ATmega32AFigure 19-5.Start Bit Samp
Page 164 and 165:
ATmega32ATable 19-2 and Table 19-3
Page 166 and 167:
Page 168 and 169:
ATmega32A19.11.2 UCSRA - USART Cont
Page 170 and 171:
ATmega32A• Bit 0 - TXB8: Transmit
Page 172 and 173:
ATmega32A• Bit 15 - URSEL: Regist
Page 174 and 175:
ATmega32ATable 19-10.BaudRate(bps)E
Page 176 and 177:
ATmega32ATable 19-12.Baud Rate (bps
Page 178 and 179:
ATmega32A20.2.1 TWI TerminologyThe
Page 180 and 181:
ATmega32AFigure 20-4.Address Packet
Page 182 and 183:
ATmega32Amode, checking if it is be
Page 184 and 185:
ATmega32A20.5.3 Bus Interface UnitT
Page 186 and 187:
ATmega32Aloaded with the desired SL
Page 188 and 189:
ATmega32AThe following sections des
Page 190 and 191:
ATmega32ATable 20-2.Status Codes fo
Page 192 and 193:
ATmega32AFigure 20-13. Data Transfe
Page 194 and 195:
ATmega32AFigure 20-14. Formats and
Page 196 and 197:
ATmega32ATable 20-4.Status Code(TWS
Page 198 and 199:
ATmega32ATo initiate the Slave Tran
Page 200 and 201:
ATmega32AFigure 20-18. Formats and
Page 202 and 203:
ATmega32ASeveral different scenario
Page 204 and 205:
ATmega32A20.9.3 TWSR - TWI Status R
Page 206 and 207:
ATmega32A21. Analog Comparator21.1
Page 208 and 209:
ATmega32A• Bit 6 - ACBG: Analog C
Page 210 and 211:
ATmega32AFigure 22-1.Analog to Digi
Page 212 and 213:
ATmega32AFigure 22-2.ADC Auto Trigg
Page 214 and 215:
ATmega32AFigure 22-5.ADC Timing Dia
Page 216 and 217:
ATmega32AIf Auto Triggering is used
Page 218 and 219:
ATmega32Ato remove high frequency c
Page 220 and 221:
ATmega32AFigure 22-10. Offset Error
Page 222 and 223:
ATmega32A22.8 ADC Conversion Result
Page 224 and 225:
ATmega32A• Bit 5 - ADLAR: ADC Lef
Page 226 and 227:
ATmega32A• Bits 2:0 - ADPS2:0: AD
Page 228 and 229:
ATmega32A23. JTAG Interface and On-
Page 230 and 231:
ATmega32AFigure 23-2.TAP Controller
Page 232 and 233:
ATmega32A• 2 single Program Memor
Page 234 and 235:
ATmega32A24. IEEE 1149.1 (JTAG) Bou
Page 236 and 237:
ATmega32AFigure 24-2.Reset Register
Page 238 and 239:
ATmega32AControl corresponds to the
Page 240 and 241:
ATmega32AFigure 24-5.Additional Sca
Page 242 and 243:
ATmega32AThe Comparator need not be
Page 244 and 245:
ATmega32ATable 24-5.SignalNameBound
Page 246 and 247:
ATmega32AIf the ADC is not to be us
Page 248 and 249:
ATmega32ATable 24-7. ATmega32A Boun
Page 250 and 251:
ATmega32ATable 24-7.81 PB5.Data Por
Page 252 and 253:
ATmega32ATable 24-7.Notes: 1. PRIVA
Page 254 and 255:
ATmega32A25.4 Read-While-Write and
Page 256 and 257:
ATmega32AFigure 25-2. Memory Sectio
Page 258 and 259:
ATmega32ATable 25-4. Boot Reset Fus
Page 260 and 261:
ATmega32A25.8.3 Performing a Page W
Page 262 and 263:
ATmega32A1. If there is no need for
Page 264 and 265:
ATmega32A25.8.13 Boot Loader Parame
Page 266 and 267:
ATmega32Awill auto-clear upon compl
Page 268 and 269:
ATmega32ATable 26-2.Lock Bit Protec
Page 270 and 271:
ATmega32A26.5 Page SizeTable 26-5.
Page 272 and 273:
ATmega32ATable 26-10.Command Byte B
Page 274 and 275:
ATmega32A8 bits are required to add
Page 276 and 277:
ATmega32AFigure 26-4.Programming th
Page 278 and 279:
ATmega32A1. A: Load Command “0000
Page 280 and 281:
ATmega32ANote: 1. The timing requir
Page 282 and 283:
ATmega32A1. Power-up sequence:Apply
Page 284 and 285:
ATmega32ATable 26-14.InstructionPro
Page 286 and 287:
ATmega32AFigure 26-12. State Machin
Page 288 and 289:
ATmega32A• Virtual Flash Page Loa
Page 290 and 291:
ATmega32AFigure 26-15. JTAG Program
Page 292 and 293:
ATmega32AFigure 26-16. State Machin
Page 294 and 295:
ATmega32A26.10.14 Entering Programm
Page 296 and 297:
ATmega32A3. Load data high byte usi
Page 298 and 299:
ATmega32AT A = -40°C to 85°C, V C
Page 300 and 301:
ATmega32AFigure 27-3.SymbolNotes: 1
Page 302 and 303:
ATmega32ATable 27-2.t SU;STOt BUFTw
Page 304 and 305:
ATmega32A27.8 ADC CharacteristicsTa
Page 306 and 307:
ATmega32ATable 27-5. ADC Characteri
Page 308 and 309:
ATmega32AFigure 28-2.Active Supply
Page 310 and 311:
ATmega32AFigure 28-6.Active Supply
Page 312 and 313:
ATmega32AFigure 28-10. Idle Supply
Page 314 and 315:
ATmega32AFigure 28-14. Power-down S
Page 316 and 317:
ATmega32AFigure 28-18. I/O Pin Pull
Page 318 and 319:
ATmega32AFigure 28-22. I/O Pin Sour
Page 320 and 321:
ATmega32AFigure 28-26. I/O Pin Inpu
Page 322 and 323:
ATmega32AFigure 28-30. Reset Input
Page 324 and 325:
ATmega32A28.10 Internal Oscillator
Page 326 and 327:
ATmega32AFigure 28-38. Calibrated 4
Page 328 and 329:
Page 330 and 331:
Page 332 and 333:
ATmega32AFigure 28-50. Analog Compa
Page 334 and 335:
ATmega32AFigure 28-54. Minimum Rese
Page 336 and 337:
ATmega32AAddress Name Bit 7 Bit 6 B
Page 338 and 339:
ATmega32AMnemonics Operands Descrip
Page 340 and 341:
ATmega32A31. Ordering InformationSp
Page 342 and 343:
ATmega32A32.2 40P6DPIN1E1ASEATING P
Page 344 and 345:
ATmega32A33. Errata33.1 ATmega32A,
Page 346 and 347:
ATmega32ATable of ContentsFeatures
Page 348 and 349:
ATmega32A14.6 Compare Match Output
Page 350 and 351:
ATmega32A22.5 Prescaling and Conver
Page 352 and 353:
ATmega32A31 Ordering Information ..
show all

ATmega32A Datasheet - Sunrom Technologies

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?