12.07.2015 Views

ATmega32A Datasheet - Sunrom Technologies

ATmega32A Datasheet - Sunrom Technologies

ATmega32A Datasheet - Sunrom Technologies

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>ATmega32A</strong>Table 24-7.Notes: 1. PRIVATE_SIGNAL1 should always be scanned in as zero.2. PRIVATE_SIGNAL2 should always be scanned in as zero.24.7 Boundary-scan Description Language FilesBoundary-scan Description Language (BSDL) files describe Boundary-scan capable devices ina standard format used by automated test-generation software. The order and function of bits inthe Boundary-scan Data Register are included in this description. A BSDL file for <strong>ATmega32A</strong> isavailable.24.8 Register Description11 PA3.Data Port A10 PA3.Control9 PA3.Pullup_Enable8 PA2.Data7 PA2.Control6 PA2.Pullup_Enable5 PA1.Data4 PA1.Control3 PA1.Pullup_Enable2 PA0.Data<strong>ATmega32A</strong> Boundary-scan Order (Continued)Bit Number Signal Name Module1 PA0.Control0 PA0.Pullup_Enable24.8.1 MCU Control and Status Register – MCUCSRThe MCU Control and Status Register contains control bits for general MCU functions, and providesinformation on which reset source caused an MCU Reset.Bit 7 6 5 4 3 2 1 0JTD ISC2 – JTRF WDRF BORF EXTRF PORF MCUCSRRead/Write R/W R/W R R/W R/W R/W R/W R/WInitial Value 0 0 0 See Bit Description• Bit 7 – JTD: JTAG Interface DisableWhen this bit is zero, the JTAG interface is enabled if the JTAGEN Fuse is programmed. If thisbit is one, the JTAG interface is disabled. In order to avoid unintentional disabling or enabling ofthe JTAG interface, a timed sequence must be followed when changing this bit: The applicationsoftware must write this bit to the desired value twice within four cycles to change its value.If the JTAG interface is left unconnected to other JTAG circuitry, the JTD bit should be set toone. The reason for this is to avoid static current at the TDO pin in the JTAG interface.• Bit 4 – JTRF: JTAG Reset FlagThis bit is set if a reset is being caused by a logic one in the JTAG Reset Register selected bythe JTAG instruction AVR_RESET. This bit is reset by a Power-on Reset, or by writing a logiczero to the flag.8155C–AVR–02/11252

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!