Wireless Ad Hoc and Sensor Networks
Wireless Ad Hoc and Sensor Networks Wireless Ad Hoc and Sensor Networks
Distributed Fair Scheduling in Wireless Ad Hoc and Sensor Networks 333networks provide observability in a cost-effective and deployable platform.Research into WSNs has shown the ability to provide dynamicrouting (Ratnaraj et al. 2006), intelligent processing of data, and observabilityin harsh environments. Because bandwidth is a major constraintin WSNs, one key factor in guaranteeing the QoS is to manage radioresources effectively and fairly. The focus of this work is to address challengesin, and present, a hardware implementation of a fair schedulingnetwork protocol (Regatte and Jagannathan 2004) on a WSN test bed.Applications for work presented here are based on industrial needs fordistributed sensing. Consider the case of distributed sensing of air pressureand volumetric air flow in compressed air systems used for tooling.In this case, sensed parameters must be communicated back to a basestation (BS) without aggregation or sensor fusion to provide observabilityfor each parameter. Thus, fair scheduling of sensor flows is needed toprovide equal observability to all priority measurands. Moreover, nonaggregateddata are required to allow analysis of the independent sensors.Work presented in this section from Fonda et al. (2006) focuses onimplementation of the ADFS scheduling protocol. The ADFS protocol wasinitially developed at University of Missouri–Rolla (UMR) for ad hocwireless networks. In this chapter, the protocol is ported to WSN andimplemented on a hardware platform developed at UMR. Hardwareimplementation is based on a platform developed at the UMR. Hardwaretestingresults are shown to provide a comparison of the performance ofthe ADFS scheme. Hardware implementation provides comparison of theADFS in a single hardware cluster. Intercluster scheduling provides usefulbandwidth allocation to allow the cluster head (CH) to route the sensorinformation through the rest of the network using the optimal energydelay subnetwork routing (OEDSR) (Ratnaraj et al. 2006).In this section, an overview of the hardware implementation of theADFS scheduling protocol is given. Use of customized hardware fordevelopment of sensing, processing, and networking is also presented.A description of capabilities, limitations, and support for networkingapplications is next presented. Also in this section, an overview of thesoftware architecture is given with respect to the ADFS protocol and itsrequirements on the hardware.7.5.1 UMR Mote DescriptionHardware for implementation of the ADFS was selected to be energyconservative, performance oriented, and of small form-factor. Use of SiliconLaboratories ® 8051 variant hardware was selected for its ability toprovide fast 8-bit processing, low power consumption, and ease of interfacingto peripheral hardware components. A Maxstream XBee RF modulewas also employed for this work. The use of external RAM (XRAM),
334 Wireless Ad Hoc and Sensor NetworksUART interfacing, and A/D sensing allow the microcontroller to performthe tasks needed for a sensor node platform. Next, a treatment of thehardware capabilities and limitations will be given.Hardware implementation of any algorithm is constrained by the limitationsof the hardware. Use of specific hardware must be weighedagainst the precision, speed, and criticality of an algorithm’s implementation.For this protocol, low power consumption was given the highestpriority. In turn, the demand for low power limits the types of processorarchitectures that can be deployed. The selection of the Silicon Laboratories8051 variants was based on these criteria. Limitations for the implementationthat are incurred through the use of the 8051 variant family area small memory space and a maximum processing speed. In the nextsection, a description of the specifications for the hardware implementednodes will be given.This section outlines the hardware and software components of theADFS implementation. A presentation of hardware capabilities is given.The software implementation is also discussed. Software architecture,control-flow, and hardware implications are shown. In this section, thesystem architecture of the nodes is discussed.7.5.2 Sensor Node HardwareThe generation-4 smart sensor node (G4-SSN), seen in Figure 7.17, wasoriginally developed at UMR and subsequently updated at St. Louis University(SLU). The G4-SSN has various abilities for sensing and processing.FIGURE 7.17G4-SSN.
- Page 305 and 306: 282 Wireless Ad Hoc and Sensor Netw
- Page 307 and 308: 284 Wireless Ad Hoc and Sensor Netw
- Page 309 and 310: 286 Wireless Ad Hoc and Sensor Netw
- Page 311 and 312: 288 Wireless Ad Hoc and Sensor Netw
- Page 313 and 314: 290 Wireless Ad Hoc and Sensor Netw
- Page 315 and 316: 292 Wireless Ad Hoc and Sensor Netw
- Page 317 and 318: 294 Wireless Ad Hoc and Sensor Netw
- Page 319 and 320: 296 Wireless Ad Hoc and Sensor Netw
- Page 321 and 322: 298 Wireless Ad Hoc and Sensor Netw
- Page 323 and 324: 300 Wireless Ad Hoc and Sensor Netw
- Page 326 and 327: 7Distributed Fair Scheduling in Wir
- Page 328 and 329: Distributed Fair Scheduling in Wire
- Page 330 and 331: Distributed Fair Scheduling in Wire
- Page 332 and 333: Distributed Fair Scheduling in Wire
- Page 334 and 335: Distributed Fair Scheduling in Wire
- Page 336 and 337: Distributed Fair Scheduling in Wire
- Page 338 and 339: Distributed Fair Scheduling in Wire
- Page 340 and 341: Distributed Fair Scheduling in Wire
- Page 342 and 343: Distributed Fair Scheduling in Wire
- Page 344 and 345: Distributed Fair Scheduling in Wire
- Page 346 and 347: Distributed Fair Scheduling in Wire
- Page 348 and 349: Distributed Fair Scheduling in Wire
- Page 350 and 351: Distributed Fair Scheduling in Wire
- Page 352 and 353: Distributed Fair Scheduling in Wire
- Page 354 and 355: Distributed Fair Scheduling in Wire
- Page 358 and 359: Distributed Fair Scheduling in Wire
- Page 360 and 361: Distributed Fair Scheduling in Wire
- Page 362 and 363: Distributed Fair Scheduling in Wire
- Page 364 and 365: Distributed Fair Scheduling in Wire
- Page 366 and 367: Distributed Fair Scheduling in Wire
- Page 368 and 369: Distributed Fair Scheduling in Wire
- Page 370 and 371: Distributed Fair Scheduling in Wire
- Page 372 and 373: Distributed Fair Scheduling in Wire
- Page 374 and 375: Distributed Fair Scheduling in Wire
- Page 376 and 377: Distributed Fair Scheduling in Wire
- Page 378 and 379: Distributed Fair Scheduling in Wire
- Page 380 and 381: 8Optimized Energy and Delay-Based R
- Page 382 and 383: Optimized Energy and Delay-Based Ro
- Page 384 and 385: Optimized Energy and Delay-Based Ro
- Page 386 and 387: Optimized Energy and Delay-Based Ro
- Page 388 and 389: Optimized Energy and Delay-Based Ro
- Page 390 and 391: Optimized Energy and Delay-Based Ro
- Page 392 and 393: Optimized Energy and Delay-Based Ro
- Page 394 and 395: Optimized Energy and Delay-Based Ro
- Page 396 and 397: Optimized Energy and Delay-Based Ro
- Page 398 and 399: Optimized Energy and Delay-Based Ro
- Page 400 and 401: Optimized Energy and Delay-Based Ro
- Page 402 and 403: Optimized Energy and Delay-Based Ro
- Page 404 and 405: Optimized Energy and Delay-Based Ro
Distributed Fair Scheduling in <strong>Wireless</strong> <strong>Ad</strong> <strong>Hoc</strong> <strong>and</strong> <strong>Sensor</strong> <strong>Networks</strong> 333networks provide observability in a cost-effective <strong>and</strong> deployable platform.Research into WSNs has shown the ability to provide dynamicrouting (Ratnaraj et al. 2006), intelligent processing of data, <strong>and</strong> observabilityin harsh environments. Because b<strong>and</strong>width is a major constraintin WSNs, one key factor in guaranteeing the QoS is to manage radioresources effectively <strong>and</strong> fairly. The focus of this work is to address challengesin, <strong>and</strong> present, a hardware implementation of a fair schedulingnetwork protocol (Regatte <strong>and</strong> Jagannathan 2004) on a WSN test bed.Applications for work presented here are based on industrial needs fordistributed sensing. Consider the case of distributed sensing of air pressure<strong>and</strong> volumetric air flow in compressed air systems used for tooling.In this case, sensed parameters must be communicated back to a basestation (BS) without aggregation or sensor fusion to provide observabilityfor each parameter. Thus, fair scheduling of sensor flows is needed toprovide equal observability to all priority measur<strong>and</strong>s. Moreover, nonaggregateddata are required to allow analysis of the independent sensors.Work presented in this section from Fonda et al. (2006) focuses onimplementation of the ADFS scheduling protocol. The ADFS protocol wasinitially developed at University of Missouri–Rolla (UMR) for ad hocwireless networks. In this chapter, the protocol is ported to WSN <strong>and</strong>implemented on a hardware platform developed at UMR. Hardwareimplementation is based on a platform developed at the UMR. Hardwaretestingresults are shown to provide a comparison of the performance ofthe ADFS scheme. Hardware implementation provides comparison of theADFS in a single hardware cluster. Intercluster scheduling provides usefulb<strong>and</strong>width allocation to allow the cluster head (CH) to route the sensorinformation through the rest of the network using the optimal energydelay subnetwork routing (OEDSR) (Ratnaraj et al. 2006).In this section, an overview of the hardware implementation of theADFS scheduling protocol is given. Use of customized hardware fordevelopment of sensing, processing, <strong>and</strong> networking is also presented.A description of capabilities, limitations, <strong>and</strong> support for networkingapplications is next presented. Also in this section, an overview of thesoftware architecture is given with respect to the ADFS protocol <strong>and</strong> itsrequirements on the hardware.7.5.1 UMR Mote DescriptionHardware for implementation of the ADFS was selected to be energyconservative, performance oriented, <strong>and</strong> of small form-factor. Use of SiliconLaboratories ® 8051 variant hardware was selected for its ability toprovide fast 8-bit processing, low power consumption, <strong>and</strong> ease of interfacingto peripheral hardware components. A Maxstream XBee RF modulewas also employed for this work. The use of external RAM (XRAM),