Intel® 945G/945GZ/945GC/ 945P/945PL Express Chipset Family ...
Intel® 945G/945GZ/945GC/ 945P/945PL Express Chipset Family ... Intel® 945G/945GZ/945GC/ 945P/945PL Express Chipset Family ...
Functional Description 10.4.3 PCI Express* and Internal Graphics Simultaneous Operation (Intel ® 82945G/82945GC GMCH Only) 10.4.3.1 Standard PCI Express * Cards and Internal Graphics BIOS control of simultaneous operation is needed to ensure the PCI Express is configured appropriately. 10.4.3.2 ADD2+ Cards (Concurrent SDVO and PCI Express*) SDVO lane reversal is supported. This functionality allows current SDVO ADD2 cards to work in current ATX and BTX systems instead of requiring a separate card. The 82945G GMCH allows SDVO and PCI Express to operate concurrently on the PCI Express port. The card that plugs into the x16 connector in this case is called an ADD2+ card. It uses 4 or 8 lanes for SDVO and up to 8 lanes of standard PCI Express. Note: The only supported PCI Express width when SDVO is present is x1. Note: The 82945GC supports only ADD2 cards and not ADD2+. The 945GC does not support concurrent SDVO and PCI Express*) This concurrency is supported in reversed and non-reversed configurations. Mirroring / Reversing is always about the axis between PCI Express lanes 7 and 8. Table 10-6. Concurrent SDVO / PCI Express* Configuration Strap Controls 236 Config # Description Slot Reversed Strap SDVO Present Strap SDVO/PCI Express* Concurrent Strap 1 PCI Express not reversed — — — 2 PCI Express Reversed Yes — — 3 SDVO (ADD2) not reversed — Yes — 4 SDVO (ADD2) Reversed Yes Yes — 5 SDVO and PCI Express (ADD2+) not reversed 6 SDVO and PCI Express (ADD2+) Reversed — Yes Yes Yes Yes Yes NOTES: 1. The Configuration #s refer to the following figures (no intentional relation to validation configurations). 2. Configurations 4, 5, and 6 are new for the 82945G GMCH (required addition of SDVO/PCI Express Concurrent Strap).
Figure 10-3. Concurrent SDVO / PCI Express* Non-Reversed Configurations GMCH PEG Signals 0 Not Reversed 15 GMCH PEG Pins 0 15 1 x1 PCIe Card x16 PCIe Card 0 15 3 x4 sDVO (ADD2) Card x8 sDVO (ADD2) Card Figure 10-4. Concurrent SDVO / PCI Express* Reversed Configurations GMCH PEG Signals 15 Reversed 0 GMCH PEG Pins 0 15 x16 PCIe Card PCI Express x16 Connector 0 0 PCI Express x16 Connector 15 Functional Description 5 PCIe Lane 0 PCIe PCIe Lane N ADD2+ Card sDVO Lane 7 sDVO sDVO Lane 0 2 4 6 x1 PCIe Card 15 PCI Express x16 Connector 0 x8 sDVO (ADD2) Card x4 sDVO (ADD2) Card 0 15 PCI Express x16 Connector 0 sDVO Lane 0 sDVO sDVO Lane 7 ADD2+ Card PCIe Lane N PCIe PCIe Lane 0 0 PCI Express x16 Connector 15 Video In Video Out SDVO-Conc-PCIe_Non-Reversed_Con 15 PCI Express x16 Connector 0 Video Out Video In SDVO-Conc-PCIe_Reversed_Con 237
- Page 185 and 186: 7.1.20 MINGNT—Minimum Grant (D2:F
- Page 187 and 188: Integrated Graphics Device (D2:F0)
- Page 189 and 190: Integrated Graphics Device (D2:F0)
- Page 191 and 192: Integrated Graphics Device (D2:F1)
- Page 193 and 194: 8.1.3 PCICMD2—PCI Command (D2:F1)
- Page 195 and 196: 8.1.5 RID2—Revision Identificatio
- Page 197 and 198: Integrated Graphics Device (D2:F1)
- Page 199 and 200: Integrated Graphics Device (D2:F1)
- Page 201 and 202: Integrated Graphics Device (D2:F1)
- Page 203 and 204: 8.2 Device 2 - PCI I/O Registers In
- Page 205 and 206: 9 System Address Map System Address
- Page 207 and 208: Figure 9-1. System Address Ranges 4
- Page 209 and 210: Compatible SMRAM Address Range (A_0
- Page 211 and 212: 9.2 Main Memory Address Range (1 MB
- Page 213 and 214: 9.3 PCI Memory Address Range (TOLUD
- Page 215 and 216: 9.3.6 PCI Express* Graphics Attach
- Page 217 and 218: 9.4.1 SMM Space Definition System A
- Page 219 and 220: 9.4.5 SMM Space Decode and Transact
- Page 221 and 222: 9.4.12 Legacy VGA and I/O Range Dec
- Page 223 and 224: 10 Functional Description This chap
- Page 225 and 226: Interleaved Mode Functional Descrip
- Page 227 and 228: 667 MHz (PC 5300) (82945G/82945GC/8
- Page 229 and 230: 10.2.2.2 System Memory Supported Co
- Page 231 and 232: Functional Description Table 10-5.
- Page 233 and 234: 10.3 PCI Express* (Intel ® 82945G/
- Page 235: Figure 10-2. SDVO Conceptual Block
- Page 239 and 240: 10.5 Integrated Graphics Device (In
- Page 241 and 242: 10.5.3 4X Faster Setup Engine Funct
- Page 243 and 244: 10.5.4 Texture Engine Functional De
- Page 245 and 246: 10.5.4.8 Pixel Shader Functional De
- Page 247 and 248: Functional Description to determine
- Page 249 and 250: 10.5.6 2D Engine Functional Descrip
- Page 251 and 252: 10.5.8.1 Cursor Plane Functional De
- Page 253 and 254: Functional Description device is in
- Page 255 and 256: 10.6.2 Digital Display Interface Fu
- Page 257 and 258: 10.6.2.1.5 Control Bus Functional D
- Page 259 and 260: Figure 10-7 illustrates the various
- Page 261 and 262: 11 Electrical Characteristics Elect
- Page 263 and 264: 11.1.1 Power Characteristics Table
- Page 265 and 266: Signal Group Electrical Characteris
- Page 267 and 268: 11.3 DC Characteristics Table 11-5.
- Page 269 and 270: Symbol Signal Group Electrical Char
- Page 271 and 272: Ballout and Package Information 12
- Page 273 and 274: Ballout and Package Information Fig
- Page 275 and 276: 12.2 Ballout Table Ballout and Pack
- Page 277 and 278: Ballout and Package Information EXP
- Page 279 and 280: Ballout and Package Information HA2
- Page 281 and 282: Ballout and Package Information HD6
- Page 283 and 284: Ballout and Package Information RSV
- Page 285 and 286: Ballout and Package Information SDM
Figure 10-3. Concurrent SDVO / PCI <strong>Express</strong>* Non-Reversed Configurations<br />
GMCH<br />
PEG<br />
Signals<br />
0<br />
Not Reversed<br />
15<br />
GMCH<br />
PEG<br />
Pins<br />
0<br />
15<br />
1<br />
x1<br />
PCIe<br />
Card<br />
x16<br />
PCIe<br />
Card<br />
0<br />
15<br />
3<br />
x4<br />
sDVO<br />
(ADD2)<br />
Card<br />
x8<br />
sDVO<br />
(ADD2)<br />
Card<br />
Figure 10-4. Concurrent SDVO / PCI <strong>Express</strong>* Reversed Configurations<br />
GMCH<br />
PEG<br />
Signals<br />
15<br />
Reversed<br />
0<br />
GMCH<br />
PEG<br />
Pins<br />
0<br />
15<br />
x16<br />
PCIe<br />
Card<br />
PCI <strong>Express</strong> x16 Connector<br />
0<br />
0<br />
PCI <strong>Express</strong> x16 Connector<br />
15<br />
Functional Description<br />
5<br />
PCIe Lane 0<br />
PCIe<br />
PCIe Lane N<br />
ADD2+ Card<br />
sDVO Lane<br />
7<br />
sDVO<br />
sDVO Lane<br />
0<br />
2 4 6<br />
x1<br />
PCIe<br />
Card<br />
15<br />
PCI <strong>Express</strong> x16 Connector<br />
0<br />
x8<br />
sDVO<br />
(ADD2)<br />
Card<br />
x4<br />
sDVO<br />
(ADD2)<br />
Card<br />
0<br />
15<br />
PCI <strong>Express</strong> x16 Connector<br />
0<br />
sDVO Lane 0<br />
sDVO<br />
sDVO Lane 7<br />
ADD2+ Card<br />
PCIe Lane N<br />
PCIe<br />
PCIe Lane 0<br />
0<br />
PCI <strong>Express</strong> x16 Connector<br />
15<br />
Video In<br />
Video Out<br />
SDVO-Conc-PCIe_Non-Reversed_Con<br />
15<br />
PCI <strong>Express</strong> x16 Connector<br />
0<br />
Video Out<br />
Video In<br />
SDVO-Conc-PCIe_Reversed_Con<br />
237
Change language