Intel® 945G/945GZ/945GC/ 945P/945PL Express Chipset Family ...
Intel® 945G/945GZ/945GC/ 945P/945PL Express Chipset Family ... Intel® 945G/945GZ/945GC/ 945P/945PL Express Chipset Family ...
Host-PCI Express* Bridge Registers (D1:F0) (Intel® 82945G/82945GC/82945P/82945PL Only) 5.1.40 SLOTCTL—Slot Control (D1:F0) PCI Device: 1 Address Offset: B8h Default Value: 01C0h Access: R/W Size: 16 bits PCI Express slot related registers allow for the support of hot-plug. Bit Access & Default 15:10 Reserved 9:8 R/W 01b 7:6 R/W 11 b 5 R/W 0b 4 R/W 0b 3 R/W 0b Description Power Indicator Control: Reads to this field return the current state of the power indicator. Writes to this field set the power indicator and cause the port to send the appropriate POWER_INDICATOR_* messages. 00 = Reserved 01 = On 10 = Blink 11 = Off Attention Indicator Control: Reads to this field return the current state of the attention indicator. Writes to this field set the attention indicator and cause the port to send the appropriate ATTENTION_INDICATOR_* messages. 00 = Reserved 01 = On 10 = Blink 11 = Off Hot plug Interrupt Enable: 0 =Disable. 1 = Enables generation of hot plug interrupt on enabled hot plug events. Command Completed Interrupt Enable: 0 = Disable. 1 = Enables the generation of a hot-plug interrupt when the hot-plug controller completes a command. Presence Detect Changed Enable: 0 = Disable. 2:1 Reserved 0 R/W 0b 1 = Enables the generation of a hot-plug interrupt or wake message on a presence detect changed event. Attention Button Pressed Enable: 0 = Disable. 1 = Enables the generation of hot-plug interrupt or wake message on an attention button pressed event. 142 Intel ® 82945G/82945GZ/82945GC GMCH and 82945P/82945PL MCH Datasheet
5.1.41 SLOTSTS—Slot Status (D1:F0) PCI Device: 1 Address Offset: BA–BBh Default Value: 0000h Access: RO, R/WC Size: 16 bits Host-PCI Express* Bridge Registers (D1:F0) (Intel® 82945G/82945GC/82945P/82945PL Only) PCI Express slot-related registers allow for the support of hot-plug. Bit Access & Default 15:7 Reserved 6 RO Strap Description Presence Detect State: This bit indicates the presence of a card in the slot. 0 = Slot Empty 5 Reserved 4 R/WC 0b 3 R/WC 0b 2:1 Reserved 0 R/WC 0b 1 = Card Present in slot. Command Completed: 0 = Command Not completed. 1 = Hot-plug controller completes an issued command. Presence Detect Changed: 0 = No Presence Detect change. 1 = Presence detect change is detected. This corresponds to an edge on the signal that corresponds to bit 6 of this register (Presence Detect State). Attention Button Pressed: 0 = Attention button Not pressed. 1 = Attention button is pressed. Intel ® 82945G/82945G/82945GC GMCH and 82945P/82945PL MCH Datasheet 143
- Page 91 and 92: Host Bridge/DRAM Controller Registe
- Page 93 and 94: Host Bridge/DRAM Controller Registe
- Page 95 and 96: 4.2.7 C0DCLKDIS—Channel A DRAM Cl
- Page 97 and 98: 4.2.9 C0DRT1—Channel A DRAM Timin
- Page 99 and 100: Bit Access & Default 6:4 R/W 000b 3
- Page 101 and 102: Host Bridge/DRAM Controller Registe
- Page 103 and 104: 4.2.24 PMSTS—Power Management Sta
- Page 105 and 106: 4.3.1 EPESD—EP Element Self Descr
- Page 107 and 108: 4.3.3 EPLE1A—EP Link Entry 1 Addr
- Page 109 and 110: Host-PCI Express* Bridge Registers
- Page 111 and 112: Address Offset Host-PCI Express* Br
- Page 113 and 114: 5.1.3 PCICMD1—PCI Command (D1:F0)
- Page 115 and 116: 5.1.4 PCISTS1—PCI Status (D1:F0)
- Page 117 and 118: 5.1.7 CL1—Cache Line Size (D1:F0)
- Page 119 and 120: 5.1.12 IOBASE1—I/O Base Address (
- Page 121 and 122: 5.1.15 MBASE1—Memory Base Address
- Page 123 and 124: Host-PCI Express* Bridge Registers
- Page 125 and 126: 5.1.20 INTRLINE1—Interrupt Line (
- Page 127 and 128: Bit Access & Default 2 R/W 0b 1 R/W
- Page 129 and 130: Host-PCI Express* Bridge Registers
- Page 131 and 132: Host-PCI Express* Bridge Registers
- Page 133 and 134: 5.1.29 MA—Message Address (D1:F0)
- Page 135 and 136: 5.1.33 DCAP—Device Capabilities (
- Page 137 and 138: 5.1.35 DSTS—Device Status (D1:F0)
- Page 139 and 140: 5.1.37 LCTL—Link Control (D1:F0)
- Page 141: 5.1.39 SLOTCAP—Slot Capabilities
- Page 145 and 146: 5.1.43 RSTS—Root Status (D1:F0) P
- Page 147 and 148: Host-PCI Express* Bridge Registers
- Page 149 and 150: Host-PCI Express* Bridge Registers
- Page 151 and 152: Host-PCI Express* Bridge Registers
- Page 153 and 154: 5.1.56 ESD—Element Self Descripti
- Page 155 and 156: Host-PCI Express* Bridge Registers
- Page 157 and 158: 5.1.61 CESTS—Correctable Error St
- Page 159 and 160: Host-PCI Express* Bridge Registers
- Page 161 and 162: Direct Media Interface (DMI) RCRB 6
- Page 163 and 164: 6.1.3 DMIPVCCAP2—DMI Port VC Capa
- Page 165 and 166: 6.1.6 DMIVC0RCTL—DMI VC0 Resource
- Page 167 and 168: 6.1.9 DMIVC1RCTL—DMI VC1 Resource
- Page 169 and 170: 6.1.13 DMILSTS—DMI Link Status MM
- Page 171 and 172: 6.1.15 DMIUEMSK—DMI Uncorrectable
- Page 173 and 174: Integrated Graphics Device (D2:F0)
- Page 175 and 176: Integrated Graphics Device (D2:F0)
- Page 177 and 178: 7.1.4 PCISTS2—PCI Status (D2:F0)
- Page 179 and 180: 7.1.7 CLS—Cache Line Size (D2:F0)
- Page 181 and 182: 7.1.11 IOBAR—I/O Base Address (D2
- Page 183 and 184: Integrated Graphics Device (D2:F0)
- Page 185 and 186: 7.1.20 MINGNT—Minimum Grant (D2:F
- Page 187 and 188: Integrated Graphics Device (D2:F0)
- Page 189 and 190: Integrated Graphics Device (D2:F0)
- Page 191 and 192: Integrated Graphics Device (D2:F1)
Host-PCI <strong>Express</strong>* Bridge Registers (D1:F0) (<strong>Intel®</strong> 82<strong>945G</strong>/82<strong>945G</strong>C/82<strong>945P</strong>/82<strong>945P</strong>L Only)<br />
5.1.40 SLOTCTL—Slot Control (D1:F0)<br />
PCI Device: 1<br />
Address Offset: B8h<br />
Default Value: 01C0h<br />
Access: R/W<br />
Size: 16 bits<br />
PCI <strong>Express</strong> slot related registers allow for the support of hot-plug.<br />
Bit Access &<br />
Default<br />
15:10 Reserved<br />
9:8 R/W<br />
01b<br />
7:6 R/W<br />
11 b<br />
5 R/W<br />
0b<br />
4 R/W<br />
0b<br />
3 R/W<br />
0b<br />
Description<br />
Power Indicator Control: Reads to this field return the current state of the<br />
power indicator. Writes to this field set the power indicator and cause the port to<br />
send the appropriate POWER_INDICATOR_* messages.<br />
00 = Reserved<br />
01 = On<br />
10 = Blink<br />
11 = Off<br />
Attention Indicator Control: Reads to this field return the current state of the<br />
attention indicator. Writes to this field set the attention indicator and cause the<br />
port to send the appropriate ATTENTION_INDICATOR_* messages.<br />
00 = Reserved<br />
01 = On<br />
10 = Blink<br />
11 = Off<br />
Hot plug Interrupt Enable:<br />
0 =Disable.<br />
1 = Enables generation of hot plug interrupt on enabled hot plug events.<br />
Command Completed Interrupt Enable:<br />
0 = Disable.<br />
1 = Enables the generation of a hot-plug interrupt when the hot-plug controller<br />
completes a command.<br />
Presence Detect Changed Enable:<br />
0 = Disable.<br />
2:1 Reserved<br />
0 R/W<br />
0b<br />
1 = Enables the generation of a hot-plug interrupt or wake message on a<br />
presence detect changed event.<br />
Attention Button Pressed Enable:<br />
0 = Disable.<br />
1 = Enables the generation of hot-plug interrupt or wake message on an<br />
attention button pressed event.<br />
142 Intel ® 82<strong>945G</strong>/82<strong>945G</strong>Z/82<strong>945G</strong>C GMCH and 82<strong>945P</strong>/82<strong>945P</strong>L MCH Datasheet