Satellite Orbit and Ephemeris Determination using Inter Satellite Links
Satellite Orbit and Ephemeris Determination using Inter Satellite Links Satellite Orbit and Ephemeris Determination using Inter Satellite Links
Autonomous Onboard ProcessingInter Satellite LinksThe event takes place at 12:01:47. Four seconds later, the Chi Square test raises a NO GO,although the true error has not exceeded it's limit yet. The other satellites (as well as the user)immediately exclude the observations to the faulty satellite. In this case, the alarm has to beevaluated not as false alarm, but as a so called early detection. Although the limit has not beenexceeded yet at the time the alarm has been raised, this will however be the case only 15seconds later. Due to the very early alarm, no error in the user position is caused.0,4NorthEastUp0,2Error [m]0,0-0,2-0,4-0,612:02:39.000 12:04:19.000 12:05:59.000Time[hour:min:sec]User ErrorPage 184R. Wolf
Inter Satellite LinksAutonomous Onboard Processing7.4.3.4 Clock JumpThe last non-integrity case simulated a 1e-8 s clock offset jump on SV 04.3,02,52,0XYZTError [m]1,51,00,50,012:01:24.000 12:01:49.000 12:02:14.000 12:02:39.000Time [hour:min:sec]Figure 7-20 Absolute Error SV 043,02,5Error [m]2,01,51,0dXdYdZdT0,50,0-0,512:01:24.000 12:01:49.000 12:02:14.000 12:02:39.000Time [hour:min:sec]Figure 7-21 Estimated minus True ErrorR. Wolf Page 185
- Page 150 and 151: Simulations and ResultsInter Satell
- Page 152 and 153: Simulations and ResultsInter Satell
- Page 154 and 155: Simulations and ResultsInter Satell
- Page 156 and 157: Simulations and ResultsInter Satell
- Page 158 and 159: Simulations and ResultsInter Satell
- Page 160 and 161: Simulations and ResultsInter Satell
- Page 162 and 163: Simulations and ResultsInter Satell
- Page 164 and 165: Simulations and ResultsInter Satell
- Page 166 and 167: Simulations and ResultsInter Satell
- Page 168 and 169: Autonomous Onboard ProcessingInter
- Page 170 and 171: Autonomous Onboard ProcessingInter
- Page 172 and 173: Autonomous Onboard ProcessingInter
- Page 174 and 175: Autonomous Onboard ProcessingInter
- Page 176 and 177: Autonomous Onboard ProcessingInter
- Page 178 and 179: Autonomous Onboard ProcessingInter
- Page 180 and 181: Autonomous Onboard ProcessingInter
- Page 182 and 183: Autonomous Onboard ProcessingInter
- Page 184 and 185: Autonomous Onboard ProcessingInter
- Page 186 and 187: Autonomous Onboard ProcessingInter
- Page 188 and 189: Autonomous Onboard ProcessingInter
- Page 190 and 191: Autonomous Onboard ProcessingInter
- Page 192 and 193: Autonomous Onboard ProcessingInter
- Page 194 and 195: Autonomous Onboard ProcessingInter
- Page 196 and 197: Autonomous Onboard ProcessingInter
- Page 198 and 199: Autonomous Onboard ProcessingInter
- Page 202 and 203: Autonomous Onboard ProcessingInter
- Page 204 and 205: Autonomous Onboard ProcessingInter
- Page 206 and 207: ReferencesInter Satellite Linksinte
- Page 208 and 209: ReferencesInter Satellite Linkshalf
- Page 210: ReferencesInter Satellite LinksSan
<strong>Inter</strong> <strong>Satellite</strong> <strong>Links</strong>Autonomous Onboard Processing7.4.3.4 Clock JumpThe last non-integrity case simulated a 1e-8 s clock offset jump on SV 04.3,02,52,0XYZTError [m]1,51,00,50,012:01:24.000 12:01:49.000 12:02:14.000 12:02:39.000Time [hour:min:sec]Figure 7-20 Absolute Error SV 043,02,5Error [m]2,01,51,0dXdYdZdT0,50,0-0,512:01:24.000 12:01:49.000 12:02:14.000 12:02:39.000Time [hour:min:sec]Figure 7-21 Estimated minus True ErrorR. Wolf Page 185
Change language