11.07.2015 Views

Dynamic Shift Registers - Bitsavers - Trailing-Edge

Dynamic Shift Registers - Bitsavers - Trailing-Edge

Dynamic Shift Registers - Bitsavers - Trailing-Edge

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

absolute maximum ratingsVGG Supply VoltageV LL Supply VoltageI nput VoltageStorage Temperature RangeOperating Temperature RangeMM4241MM5241Lead Temperature (Soldering, 10 sec)Vss - 20VVss - 20V(Vss - 20) v < V 1N < (V SS + .03)V-65°C to +150°C-55°C to +125°C_25°C to + 70°C300°Celectrical characteristicsTA within operating temperature range, Vss = +5V ±5%, VGG = Voo = -12V ±5%, unless otherwise specified.PARAMETER CONDITIONS MIN TYPMAXUNITSOutput Voltage LevelsLogical LOWIL = 1.6 mA sinkLogical HIGH 'L = 100llAsource 2.4Input Voltage LevelsLogical LOWLogical HIGH Vss -2.0Power Supply CurrentIss (Note 4) Vss = 5. VGG = -12. V LL = -12, TA = 25°C 23Iss (Note 4) Vss = 5, VGG = -12, VLL = -3, TA = 125°CInput LeakageY'N = Vss - 10VInput Capacitance (Note 1) f = 1.0 MHz, Y'N = OV 5Output Capacitance (Note 1) f = 1.0 MHz, V,N = OV 4Address Time (Note 2) TA = 25°C, Vss = 5 150 700T ACCESS VGG = VLL = -12VOutput AND Connections (Note 3)Vss - 4.0.4 VVVV37 mA20 mA1 IlA10 pF10 pF900 ns20Note 1: Address is measured from the change of data on any input or ch ip enable line to the outputof a TTL gate. (See Timing Diagram.) See curves for guaranteed limit over temperature.Note 2: Capacitances are measured periodically only.Note 3: The address time follows the following equation: T ACCESS = The specified limit + (N-l) x25 ns where N = Number of AND connections.Note 4: Outputs open.104

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!