11.07.2015 Views

w65c816s Microprocessor Data Sheet.pdf

w65c816s Microprocessor Data Sheet.pdf

w65c816s Microprocessor Data Sheet.pdf

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

The Western Design Center, Inc.W65C816S <strong>Data</strong> <strong>Sheet</strong>Absolute -aWith Absolute (a) addressing the second and third bytes of the instruction form the low-order 16 bits of theeffective address. The <strong>Data</strong> Bank Register contains the high-order 8 bits of the operand address.Instruction: OpCode addrl addrhOperand DBR addrh addrlAbsolute Indexed Indirect-(a,x)With Absolute Indexed Indirect ((a,x)) addressing the second and third bytes of the instruction are added to the XIndex Register to form a 16-bit pointer in Bank 0. The contents of this pointer are loaded in the Program Counterfor the JMP instruction. The Program Bank Register is not changed.then:PC = (address)Instruction: OpCode addrl addrhAbs olute Indexed with X-a,xPBRaddrhaddressWith Absolute Indexed with X (a,x) addressing the second and third bytes of the instruction are added to the XIndex Register to form the low-order 16-bits of the effective address. The <strong>Data</strong> Bank Register contains thehigh-order 8 bits of the effective address.addrlX RegInstruction: OpCode addrl addrhOperand Address:DBR addrh addrl+ X Regeffective addressAbsolute Indexed with Y-a,yWith Absolute Indexed with Y (a,y) addressing the second and third bytes of the instruction are added to the YIndex Register to form the low-order 16-bits of the effective address. The <strong>Data</strong> Bank Register contains thehigh-order 8 bits of the effective address.Instruction: OpCode addrl addrhOperand Address:DBR addrh addrl+ Y Regeffective addressThe Western Design Center W65C816S 21

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!