11.07.2015 Views

section 7 - Index of

section 7 - Index of

section 7 - Index of

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

uAddress Register UpdateuOperation:( ..... ); ea-+RnAssembler Syntax:( ..... ) eawhere ( ..... ) refers to any arithmetic or logical instruction which allows parallel moves.Description: Update the specified address register according to the specified effectiveaddressing mode. All update addressing modes may be used.Example:RND 8 (R3)+N3;round value in 8 into 81, R3+N3-+R3Before ExecutionAfter ExecutionR31~ ____ ~$0_0_07 ______ ~ R31~ _____ $_00_OB ______ ~N3 ~I _______ $~0_00_4 ____ ~ N3 1L-_____ $_00_04 _____ ~Explanation <strong>of</strong> Example: Prior to execution, the 16-bit address register R3 contains thevalue $0007, and the 16-bit address <strong>of</strong>fset register N3 contains the value $0004. Theexecution <strong>of</strong> the parallel move portion <strong>of</strong> the instruction, (R3)+N3, updates the R3address register according to the specified effective addressing mode by adding thevalue in the R3 register to the value in the N3 register and storing the 16-bit result back inthe R3 address register.Condition Codes:15 14 13 12 11 10 9 8 7 6 5 4 3 2 01 LF I DM I T I" I 81 I 80 I 11 I 10 18 I LIE I u I N I z v I :.1.... MR ..... CCR _.The condition codes are not affected by this type <strong>of</strong> parallel move.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!