section 7 - Index of
section 7 - Index of section 7 - Index of
Table A-1 Instruction Description Notation (Continued)Program Control Unit Registers OperandsPCMRCCRSR'OMRLALCSPSSHSSLSSProgram Counter Register (16 Bits)Mode Register (8 Bits)Condition Code Register (8 Bits)Status Register = MR:CCR (16 Bits)Operating Mode Register (8 Bits)Hardware Loop Address Register (16 Bits)Hardware Loop Counter Register (16 Bits)System Stack Pointer Register (6 Bits)Upper Portion of the Current Top of the Stack (16 Bits)Lower Portion of the Current Top of the Stack (16 Bits)System Stack RAM = SSH: SSL (15 Locations by 32 Bits)Address Operandseaeaxeayxxxxxxxaapp< ... >X:Y:L:P:Effective AddressEffective Address for X BusEffective Address for Y BusAbsolute Address (16 Bits)Short Jump Address (12 Bits)Absolute Short Address (6 Bits, Zero Extended)I/O Short Address (6 Bits, Ones Extended)Specifies the Contents of the Specified AddressX Memory ReferenceY Memory ReferenceLong Memory Reference = X:YProgram Memory Reference
Table A-1 Instruction Description Notation (Continued)Miscellaneous OperandsS,SnD,DnD[n]Source Operand RegisterDestination Operand RegisterBit n of D Destination Operand Register#n Immediate Short Data (5 Bits)#XX#XXX#XXXXXXImmediate Short Data (8 Bits)Immediate Short Data (12 Bits)Immediate Data (24 Bits)Unary Operators- Negation Operator- Logical NOT Operator (Overbar)PUSHPULLREADPURGEI IPush Specified Value onto the System Stack (SS) OperatorPull Specified Value from the System Stack (SS) OperatorRead the Top of the System Stack (SS) OperatorDelete the Top Value on the System Stack (SS) OperatorAbsolute Value OperatorBinary Operators+ Addition Operator- Subtraction Operator* Multiplication Operator+,/ Division Operator+ Logical Inclusive OR Operator. Logical AND OperatorEDLogical Exclusive OR Operator-+ "Is Transferred To" OperatorConcatenation Operator
- Page 195 and 196: 10.2.2 Debug Serial Clock/Chip Stat
- Page 197 and 198: 76543210I R/W I GO I EX I RS41 RS31
- Page 199 and 200: shifted in (so a new command is ava
- Page 201 and 202: 10.3.4.4 Software Debug Occurrence
- Page 203 and 204: 10.4.4 Memory High Address Comparat
- Page 205 and 206: 10.6.1 External Debug Request Durin
- Page 207 and 208: PABCIRCULARBUFFERPOINTERDSCKDSOFigu
- Page 209 and 210: are serially available to the exter
- Page 211 and 212: k. ACKI. ClKm. Send command READ FI
- Page 213 and 214: 19. ACK20. Send command READ GDB RE
- Page 215 and 216: 10.11.6.1 Case 1: Return To The Pre
- Page 217: SECTION 11ADDITIONAL SUPPORTDr. BuB
- Page 220 and 221: The following is a partial list of
- Page 222 and 223: • In-line assembler language code
- Page 224 and 225: I Document 10 I Version Synopsis I
- Page 226 and 227: I Document 10 I Version Synopsis I
- Page 228 and 229: I Document ID I Version Synopsis I
- Page 230 and 231: I Document 10 I Version Synopsis I
- Page 232 and 233: 11.5 MOTOROLA DSP NEWSThe Motorola
- Page 234 and 235: DIGITAL SIGNAL PROCESSINGAlan V. Op
- Page 236 and 237: C Programming Language:Controls:. C
- Page 238 and 239: Image Processing:DIGITAL IMAGE PROC
- Page 240 and 241: LINEAR PREDICTION OF SPEECHJ. D. Ma
- Page 243 and 244: A.1 APPENDIX A INTRODUCTIONThis app
- Page 245: XnYnTable A-1 Instruction Descripti
- Page 249 and 250: Table A-1 Instruction Description N
- Page 251 and 252: Table A-2 DSP56K Addressing ModesAd
- Page 253 and 254: The address register indirect addre
- Page 255 and 256: A.SCONDITION CODE COMPUTATION15 14
- Page 257 and 258: S1 SO Scaling Mode Signed Integer P
- Page 259 and 260: Table A-5 Condition Code Computatio
- Page 261 and 262: A.7 INSTRUCTION DESCRIPTIONSThe fol
- Page 263 and 264: ABSAbsolute ValueABSInstruction For
- Page 265 and 266: ADC Add Long with Carry ADCresult.
- Page 267 and 268: ADD Add ADDCondition Codes:15 14 13
- Page 269 and 270: ADDL Shift Left and Add Accumulator
- Page 271 and 272: ADDR Shift Right and Add Accumulato
- Page 273 and 274: ANDLogical ANDANDInstruction Format
- Page 275 and 276: ANDIAND Immediate with Control Regi
- Page 277 and 278: ASL Arithmetic Shift Accumulator Le
- Page 279 and 280: ASR Arithmetic Shift Accumulator Ri
- Page 281 and 282: BCHG Bit Test and Change BCHGExplan
- Page 283 and 284: BCHGBit Test and ChangeBCHGInstruct
- Page 285 and 286: BCHGBit Test and ChangeBCHGInstruct
- Page 287 and 288: BCHG Bit Test and Change BCHGNotes:
- Page 289 and 290: BCLR Bit Test and Clear BCLRExplana
- Page 291 and 292: BClRBit Test and ClearBClRInstructi
- Page 293 and 294: BClRBit Test and ClearBClRInstructi
- Page 295 and 296: BClR Bit Test and Clear BClRNotes:
Table A-1 Instruction Description Notation (Continued)Miscellaneous OperandsS,SnD,DnD[n]Source Operand RegisterDestination Operand RegisterBit n <strong>of</strong> D Destination Operand Register#n Immediate Short Data (5 Bits)#XX#XXX#XXXXXXImmediate Short Data (8 Bits)Immediate Short Data (12 Bits)Immediate Data (24 Bits)Unary Operators- Negation Operator- Logical NOT Operator (Overbar)PUSHPULLREADPURGEI IPush Specified Value onto the System Stack (SS) OperatorPull Specified Value from the System Stack (SS) OperatorRead the Top <strong>of</strong> the System Stack (SS) OperatorDelete the Top Value on the System Stack (SS) OperatorAbsolute Value OperatorBinary Operators+ Addition Operator- Subtraction Operator* Multiplication Operator+,/ Division Operator+ Logical Inclusive OR Operator. Logical AND OperatorEDLogical Exclusive OR Operator-+ "Is Transferred To" OperatorConcatenation Operator
Change language