ISSN: 2250-3005 - ijcer

More documents

Recommendations

Info

International Journal Of Computational Engineering Research (ijceronline.com) Vol. 2 Issue. 8Still this work has many prospects in multilevel inverters, where the better operating algorithms can be proposed withincrease in the level of inverters. The number of redundant states is more they have to be exploited in the near future work.The system behaves as no fault in the system at all.4. NEURAL NETWROK MODEL DESCRIPTIONThere are various hardware implementations based on ASIC,DSP & FPGA.DSP based implementation issequential and hence does not preserve the parallel architecture of the neurons in a layer. ASIC implementations do not offerreconfigurablity by the user. FPGA is a suitable hardware for neural network implementation as it preserves the parallelarchitecture of the neurons in a layer and offers flexibility in reconfiguration. FPGA realization of ANNs with a largenumber of neurons is a challenging task. Selecting weight precision is one of the important ch oices when implementingANNs on FPGAs. Weight precision is used to trade-off the capabilities of the realized ANNs against the implementationcost. A higher weight precision means fewer quantization errors in the final implementations, while a lower precis ion leadsto simpler designs, greater speed and reductions in area requirements and power consumption. One way of resolving thetrade-off is to determine the ―minimum precision‖ required. In this work we consider the weights as 8 -bit fixed-point values.Direct implementation for non-linear sigmoid transfer functions is very expensive. As the excitation function is highlynonlinear we adopt the Look Up Table (LUT) method in order to simplify function computation. The LUT is implementedusing the inbuilt RAM available in FPGA IC.ROM(Weights)LUTMultiplier + Accumulator LUTOutputRegisterOutputInputFig 1. Neuron RTL Block DiagramThe use of LUTs reduces the resource requirement and improves the speed. Also the implementation of LUT needsno external RAM since the inbuilt memory is sufficient to implement the excitation function. The basic structure of thefunctional unit (neuron) that implements the calculations associated with neuron. Each neuron has a ROM, which stores theweights of the connection links between the particular neuron to the neurons of the previous layer. The multiplier performshigh speed multiplication of input signals with weights from ROM. Multiplier is again implemented using an LUTmultiplier. Such implementation of a multiplier needs one of the operands to be constant. In this case the other operandaddresses the LUT where the result of multiplication is previously stored. Given two operands A&B with n & m bitsrespectively & B is constant, it is possible to implement their multiplication in LUT of 2 n . Since both multiplier & ActivationFunction(sigmoid function) are implemented using LUT, cost of implementation is very much reduced. We have triedcomparing the model in the reference no. [15], with that of our model with respect to cost of implementation, in theconclusion section. A sixteen bit register is used to hold the weights from the ROM and the input signal from the previouslayer. The whole MLP implementation is shown in Fig. 2.The network mainly consists of input registers, control unit,neurons and output register. To provide on neuron output to the next stage at each clock cycle a Multiplexer and a counter isused. The training of the network is done in software and the results loaded into hardware .Weights are updated during thetraining process, but remain constant during the detection process. The Register Transfer Level design of the system hasbeen carried out using standard VHDL as the hardware description language. This language allows three different levels ofdescription. We have chosen RTL to implement this system. The entire design process was done using the ISE developmenttool, from Xilinx (ISE development). The system physically implemented on Spartan-3 XC3 S4000 XILINX FPGA device.Issn 2250-3005(online) December| 2012 Page 23
International Journal Of Computational Engineering Research (ijceronline.com) Vol. 2 Issue. 8Fig2.The RTL block diagram of MLP neural networkBeing a single source for hardware and software expertise, Mistral helps developers save on valuable development time andcosts. The software engineers and hardware designers work together in an efficient and seamless manner providing expertdesign, development and support services.Mistral's professional services include hardware board design, reference designs,driver development, board support packages, embedded applications, codec and DSP algorithms across various domains.These services are delivered through a proven development process, designed specifically for embedded productdevelopment.5. Results:Fig 3. Inner layer top view of neural network.Fig 4. Inner layer RTL Schematic of Neural network.Issn 2250-3005(online) December| 2012 Page 24
Page 1 and 2: ISSN: 2250-3005VOLUME 2 December 20
Page 3 and 4: Meisam MahdaviQualification: Phd El
Page 5 and 6: 16. Implementation Of Serial Commun
Page 7 and 8: 45 Performance Evaluation Of Energy
Page 9 and 10: International Journal Of Computatio
Page 21 and 22: 01 .048International Journal Of Com
Page 29: International Journal Of Computatio
Page 80 and 81:
International Journal Of Computatio
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
INTERNATIONAL JOURNAL OF COMPUTATIO
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185:
Page 186 and 187:
Body Acceleration (m/Sec2)Dynamic T
Page 188 and 189:
Page 190 and 191:
Page 192 and 193:
Page 194 and 195:
Page 196 and 197:
Page 198 and 199:
Page 200 and 201:
Page 202 and 203:
Page 204 and 205:
Page 206 and 207:
Page 208 and 209:
Page 210 and 211:
Page 212 and 213:
Page 214 and 215:
Page 216 and 217:
Page 218 and 219:
Page 220 and 221:
Page 222 and 223:
Page 224 and 225:
EigenvalueEigenvalueInternational J
Page 226 and 227:
Page 228 and 229:
Page 230 and 231:
Page 232 and 233:
Page 234 and 235:
Page 236 and 237:
Page 238 and 239:
Page 240 and 241:
Page 242 and 243:
Page 244 and 245:
Page 246 and 247:
Page 248 and 249:
Page 250 and 251:
Page 252 and 253:
Page 254 and 255:
Page 256 and 257:
Page 258 and 259:
Page 260 and 261:
Page 262 and 263:
Page 264 and 265:
Page 266 and 267:
Page 268 and 269:
Page 270 and 271:
Page 272 and 273:
Page 274 and 275:
Page 276 and 277:
Page 278 and 279:
Page 280 and 281:
Page 282 and 283:
Page 284 and 285:
Page 286 and 287:
Page 288 and 289:
Page 290 and 291:
Page 292 and 293:
Page 294 and 295:
Page 296 and 297:
Page 298 and 299:
Page 300 and 301:
Page 302 and 303:
Page 304 and 305:
Page 306 and 307:
Page 308 and 309:
Page 310 and 311:
Page 312 and 313:
Page 314 and 315:
Page 316 and 317:
Page 318 and 319:
Page 320 and 321:
Page 322 and 323:
Page 324 and 325:
Page 326 and 327:
Page 328 and 329:
Page 330 and 331:
Page 332 and 333:
Page 334 and 335:
Average JitterThroughputInternation
Page 336 and 337:
Energy Consumed in Received ModeEne
Page 338 and 339:
Page 340 and 341:
Page 342 and 343:
Page 344 and 345:
show all

ISSN: 2250-3005 - ijcer

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?