ISSN: 2250-3005 - ijcer

More documents

Recommendations

Info

International Journal Of Computational Engineering Research (ijceronline.com) Vol. 2 Issue. 8Fig. 3. Block diagram of the design from CMOS Layout5. ConclusionPrior to the proposed design methodology, circuit designers had to duplicate the output signals (Johnson counter)from the FPGA with clock generator functions in PSpice. Subjecting the entire design to various input conditions andperforming total system verification at the design level was difficult. The new design methodology and the additional tools(interfacing software and PSpice device library for Lattice devices) enabled the simulation of the VHDL model in PSpice A/D.It was also possible to precisely model the arrival times of input signals from the VHDL model in PSpice, which in turnproduced accurate conversion of DC power to AC. Simulating the entire design at the PCB level allowed engineers to study thebehavior of the analog circuits when controlled by the FPGA. The simulation results presented in the previous sections assertsthe followingAccurate conversion of the gate level VHDL description into an equivalent PSpice sub circuit file The customizedPSpice library of digital devices for the LATTICE MACH 111 technology were modeled accuratelyThe overall time to run simulation is increased due to the gate level representation of digital logic and the clockinterval of the master clock.Total system verification at the design level was made possible by co-simulating digital circuits modeled in VHDLalong with discrete analog components in PSpice. Violation of timing conditions, analog to digital interface problems etc. aresome of the typical issues that can be addressed earlier in the design cycle due tothe proposed design methodology.In this work the possibility of mixed level simulation in PSpice A/D using VHDL was investigated. A newdesign methodology to simulate synthesizable VHDL models in PSpice A/D was proposed. It combined traditional and topdown design methodology in one simulation environment. To achieve this goal additional tools (interfacing software andPSpice device libraries) were required. These tools were developed and their functionality were verified in a practicalapplication (case study). The new design methodology enables verification of mixed signal PCBs that contain PLDs likeFPGAs, CPLDs, etc. at the design level and introduces an additional check-point before taking the design to hardware. Overall,it showed an effective way to verify the functionality of the mixed signal design. In examples such as the one studied in thiswork, different design teams work on different sections of the same design, namely analog and digital. In such situations, wherethe possibility of error introduced in the design process is high, this proposed methodology provides an easy and simple way toverify the functionality of the entire mixed signal design and provides an excellent chance to identify integration problemsmuch earlier in the design cycle. However, the disadvantage is the increase in overall simulation run time.6. FUTURE WORKThe following areas were identified for further research , Increased simulation time. Using gate level VHDL netlist canbecome a bottleneck if the number of gates in the netlist exceeds a few thousand. In order to reduce the simulation time, furtherinvestigation on behavioral simulation methods of the VHDL code in PSpice is necessary.MATLAB Simulink® is a system level simulation tool. It has the ability to simulate electro-mechanical systems and itcan integrate with PSpice simulation engine. If these abilities can be combined with the new design methodology then it canprovide co simulation between system level, circuit level and HDL based designs.||Issn 2250-3005(online)|| ||December||2012|| Page 227
International Journal Of Computational Engineering Research (ijceronline.com) Vol. 2 Issue. 8Improved graphical user interface. The proposed methodology involves repeating a sequence of commands in each ofthe EDA tools, which can be scripted and automated. In doing so, a lot of details can be hidden from an end user and this wouldincrease the appeal of the solution.References[1]. Peter Ashdon. The Designers Guide to VHDL 2nd Edition. Morgan Kaufmann, United States of America, 2002.[2]. Vaughn Betz, Jonathan Rose, and Alexander Marquardt. Architecture and CAD for Deep Submicron FPGAs. KluwerAcademic, United States of America, 1999.[3]. Dave Brady and Tom Dewey. Are the benefits of using FPGA’s consumed by the obstacles of integrating the FPGAson Printed Circuit Board? Mentor Graphics White Paper, 2003.[4]. Cadence. PSpice Reference Guide, 2005. Version 10.5.[5]. Cadence. PSpice User’s Guide, 2005. Version 10.5.[6]. G.C. Caprini, F. Innocenti, L. Fanucci, S. Ricci, G. Taraschi, P. Terreni, M. Tonarelli, and L. Tosi.[7]. Embedded system for brushless motor control in space application. MAPLD International Conference, pages 151 –156, 2004.[8]. N.L. Eastman. Considerations for Mixed analog/digital PCB design. WESCON/96, pages 297 – 301,1996.[9]. B Fawcett. Synthesis for FPGAs: an overview. WESCON/94. ’Idea/Microelectronics’. Conference Record, pages 576– 580, 1994.[10]. Peter Frey and Radharamanan Radhakrishnan. Parallel mixed technology simulation. Fourteenth Workshop on Paralleland Distributed Simulation, pages 7 – 14, 2000.[11]. Bashir Al Hashimi. The art of Simulation using Pspice Analog and Digital. CRC Press, United States of America,1995.[12]. K. Kundert, H. Chang, D. Jefferies, G. Lamant, E. Malavasi, and F. Sendig. Design of mixed – signal systems - onchip.IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19:1561 – 1571, 2000.[13]. Lattice Semiconductor Corporation. Lattice MACH 111 Reference Guide.[14]. Synplicity. Synplify Pro Reference Guide, 2004. Version 7.5.1.[15]. G.Ramachandran, T.MuthuManickam, B.SuganyaAbiramavalli,Study And Implementation Of Green Power InCampus Environment International journal of Electronics and Communication Engineering &Technology (IJECET)Pages 325 – 331 2012||Issn 2250-3005(online)|| ||December||2012|| Page 228
Page 1 and 2:
ISSN: 2250-3005VOLUME 2 December 20
Page 3 and 4:
Meisam MahdaviQualification: Phd El
Page 5 and 6:
16. Implementation Of Serial Commun
Page 7 and 8:
45 Performance Evaluation Of Energy
Page 9 and 10:
International Journal Of Computatio
Page 11 and 12:
Page 13 and 14:
Page 15 and 16:
Page 17 and 18:
Page 19 and 20:
Page 21 and 22:
01 .048International Journal Of Com
Page 23 and 24:
Page 25 and 26:
Page 27 and 28:
Page 29 and 30:
Page 31 and 32:
Page 33 and 34:
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
Page 43 and 44:
Page 45 and 46:
Page 48 and 49:
Page 50 and 51:
Page 52 and 53:
Page 54 and 55:
Page 56 and 57:
Page 58 and 59:
Page 60 and 61:
Page 62 and 63:
Page 64 and 65:
Page 66 and 67:
Page 68 and 69:
Page 70 and 71:
Page 72 and 73:
Page 74 and 75:
Page 76 and 77:
Page 78 and 79:
Page 80 and 81:
Page 82 and 83:
Page 84 and 85:
Page 86 and 87:
Page 88 and 89:
Page 90 and 91:
Page 92 and 93:
Page 94 and 95:
Page 96 and 97:
Page 98 and 99:
Page 100 and 101:
Page 102 and 103:
Page 104 and 105:
Page 106 and 107:
Page 108 and 109:
INTERNATIONAL JOURNAL OF COMPUTATIO
Page 110 and 111:
Page 112 and 113:
Page 114 and 115:
Page 116 and 117:
Page 118 and 119:
Page 120 and 121:
Page 122 and 123:
Page 124 and 125:
Page 126 and 127:
Page 128 and 129:
Page 130 and 131:
Page 132 and 133:
Page 134 and 135:
Page 136 and 137:
Page 138 and 139:
Page 140 and 141:
Page 142 and 143:
Page 144 and 145:
Page 146 and 147:
Page 148 and 149:
Page 150 and 151:
Page 152 and 153:
Page 154 and 155:
Page 156 and 157:
Page 158 and 159:
Page 160 and 161:
Page 162 and 163:
Page 164 and 165:
Page 166 and 167:
Page 168 and 169:
Page 170 and 171:
Page 172 and 173:
Page 174 and 175:
Page 176 and 177:
Page 178 and 179:
Page 180 and 181:
Page 182 and 183:
Page 184 and 185: International Journal Of Computatio
Page 186 and 187: Body Acceleration (m/Sec2)Dynamic T
Page 224 and 225: EigenvalueEigenvalueInternational J
Page 284 and 285:
Page 286 and 287:
Page 288 and 289:
Page 290 and 291:
Page 292 and 293:
Page 294 and 295:
Page 296 and 297:
Page 298 and 299:
Page 300 and 301:
Page 302 and 303:
Page 304 and 305:
Page 306 and 307:
Page 308 and 309:
Page 310 and 311:
Page 312 and 313:
Page 314 and 315:
Page 316 and 317:
Page 318 and 319:
Page 320 and 321:
Page 322 and 323:
Page 324 and 325:
Page 326 and 327:
Page 328 and 329:
Page 330 and 331:
Page 332 and 333:
Page 334 and 335:
Average JitterThroughputInternation
Page 336 and 337:
Energy Consumed in Received ModeEne
Page 338 and 339:
Page 340 and 341:
Page 342 and 343:
Page 344 and 345:
show all

ISSN: 2250-3005 - ijcer

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?