10.07.2015 Views

pic24fj128ga010 family - Microchip

pic24fj128ga010 family - Microchip

pic24fj128ga010 family - Microchip

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

PIC24FJ128GA010 FAMILYREGISTER 2-2:CORCON: CORE CONTROL REGISTERU-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0— — — — — — — —bit 15 bit 8U-0 U-0 U-0 U-0 R/C-0 R/W-0 U-0 U-0— — — — IPL3 (1) PSV — —bit 7 bit 0Legend:C = Clearable bitR = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknownbit 15-4 Unimplemented: Read as ‘0’bit 3 IPL3: CPU Interrupt Priority Level Status bit (1)1 = CPU interrupt priority level is greater than 70 = CPU interrupt priority level is 7 or lessbit 2PSV: Program Space Visibility in Data Space Enable bit1 = Program space visible in data space0 = Program space not visible in data spacebit 1-0 Unimplemented: Read as ‘0’Note 1: User interrupts are disabled when IPL3 = 1.© 2009 <strong>Microchip</strong> Technology Inc. DS39747E-page 25

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!