10.07.2015 Views

pic24fj128ga010 family - Microchip

pic24fj128ga010 family - Microchip

pic24fj128ga010 family - Microchip

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

PIC24FJ128GA010 FAMILY2.2 CPU Control RegistersREGISTER 2-1:SR: CPU STATUS REGISTERU-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0— — — — — — — DCbit 15 bit 8R/W-0 (1) R/W-0 (1) R/W-0 (1) R-0 R/W-0 R/W-0 R/W-0 R/W-0IPL2 (2) IPL1 (2) IPL0 (2) RA N OV Z Cbit 7 bit 0Legend:R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknownbit 15-9 Unimplemented: Read as ‘0’bit 8DC: ALU Half Carry/Borrow bit1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data)of the result occurred0 = No carry-out from the 4th or 8th low-order bit of the result has occurredbit 7-5 IPL2:IPL0: CPU Interrupt Priority Level Status bits (2)bit 4bit 3bit 2bit 1bit 0111 = CPU interrupt priority level is 7 (15). User interrupts disabled.110 = CPU interrupt priority level is 6 (14)101 = CPU interrupt priority level is 5 (13)100 = CPU interrupt priority level is 4 (12)011 = CPU interrupt priority level is 3 (11)010 = CPU interrupt priority level is 2 (10)001 = CPU interrupt priority level is 1 (9)000 = CPU interrupt priority level is 0 (8)RA: REPEAT Loop Active bit1 = REPEAT loop in progress0 = REPEAT loop not in progressN: ALU Negative bit1 = Result was negative0 = Result was non-negative (zero or positive)OV: ALU Overflow bit1 = Overflow occurred for signed (2’s complement) arithmetic in this arithmetic operation0 = No overflow has occurredZ: ALU Zero bit1 = An operation which effects the Z bit has set it at some time in the past0 = The most recent operation which effects the Z bit has cleared it (i.e., a non-zero result)C: ALU Carry/Borrow bit1 = A carry-out from the Most Significant bit of the result occurred0 = No carry-out from the Most Significant bit of the result occurredNote 1: The IPL Status bits are read-only when NSTDIS (INTCON1) = 1.2: The IPL bits are concatenated with the IPL3 bit (CORCON) to form the CPU interrupt priority level.The value in parentheses indicates the IPL when IPL3 = 1.DS39747E-page 24© 2009 <strong>Microchip</strong> Technology Inc.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!