Three - University of Arkansas Physics Department
Three - University of Arkansas Physics Department
Three - University of Arkansas Physics Department
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
IMAPS - EUROPE PRAGUE 2000<br />
-<br />
Prague. Czech Republic, June - 18-20 2CG:<br />
50th Electronic Components and Technology Conference, p 1278-84,2000<br />
Mixed-Signal and Mixed-Technology Systems:<br />
Multi-Domain b4odulcs (MDMs) or Ncxt Generation MCMs<br />
Ajay P. ~alshe].', Alan Mantooth', Simon Ang'. Fred Barlow', Aicha Elshabinii*. K. OlejniCzak1,<br />
Greg Salamo3, Len Schaper', Rick LTLrich'.', and William Brown'.<br />
High Density Electronics Center (HiDEC)<br />
I-Depariment pf Electrical Engineering; 2-gepartment <strong>of</strong> Mechanical Engmeenng;<br />
3-Departmeat <strong>of</strong> <strong>Physics</strong>; 4Dcpariment af Chemical Enginming,<br />
<strong>University</strong> <strong>of</strong> <strong>Arkansas</strong>, Fayetteuille, <strong>Arkansas</strong> 72701<br />
'Contact Phone: 501-575-300513009 Fax: 501-575-7967 e-mail: aicha@engr.uark.edu<br />
ABSTRACT<br />
Despite the increasing functionality <strong>of</strong> electronic systems provided by rapid progress in digital<br />
integrated circuits (ICs), the external world is analog. Thus, vhally all electronic systems must be<br />
wmidered as mixed-signal, not only in the traditional analogldigitd sense, but also in the bmader context<br />
<strong>of</strong> interfaces between digital circuits and RF, optical, physical, chemical, and biological system elements.<br />
Mixed-signal deviccs and systems are becoming increasingly impartant in the elechunics industry. With<br />
integrated circuits moving from tens <strong>of</strong> millions to hundreds <strong>of</strong> millions <strong>of</strong> transistors on a chip, entire<br />
systems are being moved onto a single chip. There is prcssurc to place both the analog and digital<br />
components <strong>of</strong> a product onto the same chip, creating a mixedsignal chip, or in the same MCM part.<br />
This is especially true in wireless telecommunications. Another force creating mixed-signal devices is the<br />
bcrensing use <strong>of</strong> digital processing <strong>of</strong> analog signals. A digital signal-processing device requires analag<br />
fiiters, samplers, A/D C~nvertcrs, among other functions, at the front and back end <strong>of</strong> the digital<br />
processing circuitry. Yet another factor 1s the increasing use <strong>of</strong> analog circuitry within digital circuitry.<br />
A DRAM chip, for example, is very much a mixed signal device. Its sense amplifiers. and the data<br />
storage cells themselves, are very much analog circuifq; while the rest <strong>of</strong> the circuit is bas~cally digital.<br />
hblems with signal distribution on digital chips at deep submicron geomeiries lead to the use <strong>of</strong> analog<br />
circuitry for increased speed <strong>of</strong> signal propagdtion (primarily amplifiers and comparators). Noise and<br />
signal degradation problems that result from line width shrinkage are also best analyzed by analog<br />
simulation. A MEMS (Micro-Elecfr'o-Mechanical) chip is another good example <strong>of</strong> a mixed-technology<br />
system. A MEMS chip may contam both electronic and micro-mechanical components. A MEMS<br />
device used for biomedical or biotechnology purposes may contain micro-fluidic components, chemical<br />
components, or sensors. A nnxed-technology device may also contain both electronic and optical<br />
components. Simulation problems similar to those in mixed 'analog/digitalS systems are encountered in<br />
these kinds <strong>of</strong> systems.<br />
The 1997 Silicon Industries Association (SIA) roadmap describes the progress expected in<br />
integrated circuit technology over the next 10 years. The minimum design rule will go from 180 nm to 70<br />
• nm, DRAM density m production bom 256 Mb to IG Gb, usable logic transistors on an ASIC from 14 M<br />
to 64 M, and maximum on-chip global clock frequency from 12 GHz to 2.5 GHz. In short, the 'brains"<br />
<strong>of</strong> electronic systems. the digital logic and memory. will continue to shnnk dramatically in size, weight,<br />
and cost, while continuing to increase in performance. Electronic systems, however, are not on the same<br />
pmgress curve.<br />
Due to all the packaging, signal conditiomng, and analog hardware that accompany digital<br />
electronics, the functional density berformance per volume) at the system level has increased far more<br />
slowly than ar the chip level. Even thoqgh system advances have been dramatic, it is clear that new<br />
technologies are required to allow systems to achieve. the same progress as chips. Thus, a great deal <strong>of</strong><br />
development is bemg done on chtp scale packages (CSPs) to reduce the size <strong>of</strong> the chip package almost to<br />
4<br />
i<br />
IMAPS - EUROPE PRAGUE 2000 Prague, Czech Republic, June 18-20,2000<br />
the size <strong>of</strong> the chip itself. Passive components (resistors, capacitors, and inductors), which can be<br />
integrated into the Printing Wiring Board (PWB) or other interconnect subsnte, are king developed.<br />
High frequency PC-DC converters for supplying chip opcrattng voltages are far smalker thsn their lower<br />
frequency counterparts. Improved techniques <strong>of</strong> heat removal, such as heat pipes, are allowing high<br />
power chips to be packed mwe closely and in wnfmed spaces, such as laptop. Yet progress is still not as<br />
bst as for semiwnductors.<br />
There are three critical issues facing mixed-signal, mked-techn~logy system implementation in<br />
the coming decade, where systems <strong>of</strong> importance include communication, data acquisition, medical,<br />
entertainment, military, industrial control, and many others. They arc (1) intdlces - seaxnless integratisn<br />
<strong>of</strong> interfaces with core digital electronics; (2) design, simulation, and testing tools - a beaer design,<br />
simulation, and test approach is needed; and (3) functional density (i.e., performance per unit volume) -<br />
integral passive components and improved packaging techniques, including adequate thermal<br />
managcmmt. A goal <strong>of</strong> two ordm <strong>of</strong> magnitude improvement, within ten years, in these three broad<br />
areas that now limit progress in realizing Fully Integrated Electronic Systerns (TIES), s e reasonable. ~<br />
Thus, a critical need exists for the inteption, through advanced etectronic packaging<br />
technologies, <strong>of</strong> multifunctional, mixed-signal, and mixed-technology electronic systems. Unlike<br />
conventional electronic packaging, which primarily provides for the intcrcom~tion <strong>of</strong> electrical signaks,<br />
the next generation <strong>of</strong> electronic packaging will most likely have to deal with optical (i.e., integrated<br />
optics), mechanical (i.e.. MEMs), chemlcsl (is., sensors), magnetic (i.e., actuators), neural (i.e.. neuronactivated<br />
impulses), etc. signals. Although smaller (denser), faster (in speed), and cheapcr are the<br />
wnventionel constrains on these systems as well.<br />
System on a chip, or system on a module, or system in a package The choice for a given<br />
electronic system will be wnkolled primarily by constraints on the system and the availability <strong>of</strong><br />
solutions to the three critical issues noted prev~ously. Each <strong>of</strong> these k c system packaging approaches<br />
have their own set <strong>of</strong> physical, functional and environmental constraints, in addition to the "smallerfaster-cheaper"<br />
boundary conditions and, = the number <strong>of</strong> constraints increases, t+sdegrees <strong>of</strong> freedom,<br />
i.e., the means <strong>of</strong> packaging and integrating these sub-systems into a harmonious working system,<br />
decreases. This paper will address the challenges and technologies required, within the next ten years, to<br />
design, fabricate, and test FIES in the form <strong>of</strong> multidomam modules (MDMs), tbe next generation <strong>of</strong><br />
rnultichip modulcs (MCMs). and other system packaging technologies which have not, as yet, been<br />
envisioned.<br />
Presenter and contact infomation: Phone (501) 575-3005<br />
Abstract to be submitted to IMPAS'2000, Europe 482 Abstract to bc rubmincd to IMPAS'2000. Europe<br />
483