PIC12F683 Data Sheet - Microchip

More documents

Recommendations

Info

PIC12F683 TABLE 12-4: INITIALIZATION CONDITION FOR REGISTERS Register Address Power-on Reset MCLR Reset WDT Reset Brown-out Reset (1) Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out W — xxxx xxxx uuuu uuuu uuuu uuuu INDF 00h/80h xxxx xxxx xxxx xxxx uuuu uuuu TMR0 01h xxxx xxxx uuuu uuuu uuuu uuuu PCL 02h/82h 0000 0000 0000 0000 PC + 1 (3) STATUS 03h/83h 0001 1xxx 000q quuu (4) uuuq quuu (4) FSR 04h/84h xxxx xxxx uuuu uuuu uuuu uuuu GPIO 05h --x0 x000 --x0 x000 --uu uuuu PCLATH 0Ah/8Ah ---0 0000 ---0 0000 ---u uuuu INTCON 0Bh/8Bh 0000 0000 0000 0000 uuuu uuuu (2) PIR1 0Ch 0000 0000 0000 0000 uuuu uuuu (2) TMR1L 0Eh xxxx xxxx uuuu uuuu uuuu uuuu TMR1H 0Fh xxxx xxxx uuuu uuuu uuuu uuuu T1CON 10h 0000 0000 uuuu uuuu -uuu uuuu TMR2 11h 0000 0000 0000 0000 uuuu uuuu T2CON 12h -000 0000 -000 0000 -uuu uuuu CCPR1L 13h xxxx xxxx uuuu uuuu uuuu uuuu CCPR1H 14h xxxx xxxx uuuu uuuu uuuu uuuu CCP1CON 15h --00 0000 --00 0000 --uu uuuu WDTCON 18h ---0 1000 ---0 1000 ---u uuuu CMCON0 19h 0000 0000 0000 0000 uuuu uuuu CMCON1 20h ---- --10 ---- --10 ---- --uu ADRESH 1Eh xxxx xxxx uuuu uuuu uuuu uuuu ADCON0 1Fh 00-- 0000 00-- 0000 uu-- uuuu OPTION_REG 81h 1111 1111 1111 1111 uuuu uuuu TRISIO 85h --11 1111 --11 1111 --uu uuuu PIE1 8Ch 0000 0000 0000 0000 uuuu uuuu PCON 8Eh --01 --0x --0u --uu (1,5) --uu --uu OSCCON 8Fh -110 q000 -110 q000 -uuu uuuu OSCTUNE 90h ---0 0000 ---u uuuu ---u uuuu PR2 92h 1111 1111 1111 1111 1111 1111 WPU 95h --11 -111 --11 -111 uuuu uuuu IOC 96h --00 0000 --00 0000 --uu uuuu VRCON 99h 0-0- 0000 0-0- 0000 u-u- uuuu EEDAT 9Ah 0000 0000 0000 0000 uuuu uuuu EEADR 9Bh 0000 0000 0000 0000 uuuu uuuu Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as ‘0’, q = value depends on condition. Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently. 2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up). 3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h). 4: See Table 12-5 for Reset value for specific condition. 5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u. DS41211D-page 90 © 2007 Microchip Technology Inc.
PIC12F683 TABLE 12-4: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED) Register Address Power-on Reset MCLR Reset WDT Reset Brown-out Reset (1) Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out EECON1 9Ch ---- x000 ---- q000 ---- uuuu EECON2 9Dh ---- ---- ---- ---- ---- ---- ADRESL 9Eh xxxx xxxx uuuu uuuu uuuu uuuu ANSEL 9Fh -000 1111 -000 1111 -uuu uuuu Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as ‘0’, q = value depends on condition. Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently. 2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up). 3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h). 4: See Table 12-5 for Reset value for specific condition. 5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u. TABLE 12-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS Condition Program Counter Status Register PCON Register Power-on Reset 000h 0001 1xxx --01 --0x MCLR Reset during Normal Operation 000h 000u uuuu --0u --uu MCLR Reset during Sleep 000h 0001 0uuu --0u --uu WDT Reset 000h 0000 uuuu --0u --uu WDT Wake-up PC + 1 uuu0 0uuu --uu --uu Brown-out Reset 000h 0001 1uuu --01 --10 Interrupt Wake-up from Sleep PC + 1 (1) uuu1 0uuu --uu --uu Legend: u = unchanged, x = unknown, – = unimplemented bit, reads as ‘0’. Note 1: When the wake-up is due to an interrupt and Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1. © 2007 Microchip Technology Inc. DS41211D-page 91
Page 1 and 2:
PIC12F683 Data Sheet 8-Pin Flash-Ba
Page 3 and 4:
PIC12F683 8-Pin Flash-Based, 8-Bit
Page 5 and 6:
PIC12F683 Table of Contents 1.0 Dev
Page 7 and 8:
PIC12F683 2.0 DEVICE OVERVIEW The P
Page 9 and 10:
PIC12F683 3.0 MEMORY ORGANIZATION 3
Page 11 and 12:
PIC12F683 TABLE 3-1: PIC12F683 SPEC
Page 13 and 14:
PIC12F683 3.2.2.1 STATUS Register T
Page 15 and 16:
PIC12F683 3.2.2.3 INTCON Register T
Page 17 and 18:
PIC12F683 3.2.2.5 PIR1 Register The
Page 19 and 20:
PIC12F683 3.3 PCL and PCLATH The Pr
Page 21 and 22:
PIC12F683 3.0 OSCILLATOR MODULE (WI
Page 23 and 24:
PIC12F683 3.3 Clock Source Modes Cl
Page 25 and 26:
PIC12F683 3.4.4 EXTERNAL RC MODES T
Page 27 and 28:
PIC12F683 3.5.3 LFINTOSC The Low-Fr
Page 29 and 30:
PIC12F683 3.6 Clock Switching The s
Page 31 and 32:
PIC12F683 3.8 Fail-Safe Clock Monit
Page 33 and 34:
PIC12F683 4.0 GPIO PORT There are a
Page 35 and 36:
PIC12F683 REGISTER 4-3: ANSEL: ANAL
Page 37 and 38:
PIC12F683 4.2.4 ULTRA LOW-POWER WAK
Page 39 and 40:
PIC12F683 4.2.5.2 GP1/AN1/CIN-/VREF
Page 41 and 42: PIC12F683 4.2.5.6 GP5/T1CKI/OSC1/CL
Page 43 and 44: PIC12F683 5.0 TIMER0 MODULE The Tim
Page 45 and 46: PIC12F683 REGISTER 5-1: OPTION_REG:
Page 47 and 48: PIC12F683 6.2.1 INTERNAL CLOCK SOUR
Page 49 and 50: PIC12F683 6.11 Timer1 Control Regis
Page 51 and 52: PIC12F683 7.0 TIMER2 MODULE The Tim
Page 53 and 54: PIC12F683 8.0 COMPARATOR MODULE FIG
Page 55 and 56: PIC12F683 8.3 Comparator Configurat
Page 57 and 58: PIC12F683 8.6 Comparator Interrupt
Page 59 and 60: PIC12F683 8.9 Comparator Gating Tim
Page 61 and 62: PIC12F683 FIGURE 8-7: COMPARATOR VO
Page 63 and 64: PIC12F683 9.0 ANALOG-TO-DIGITAL CON
Page 65 and 66: PIC12F683 9.1.5 INTERRUPTS The ADC
Page 67 and 68: PIC12F683 REGISTER 9-1: ADCON0: A/D
Page 69 and 70: PIC12F683 9.3 A/D Acquisition Requi
Page 71 and 72: PIC12F683 TABLE 9-2: SUMMARY OF ASS
Page 73 and 74: PIC12F683 10.0 DATA EEPROM MEMORY T
Page 75 and 76: PIC12F683 10.2 Reading the EEPROM D
Page 77 and 78: PIC12F683 11.0 CAPTURE/COMPARE/PWM
Page 79 and 80: PIC12F683 11.2 Compare Mode In Comp
Page 81 and 82: PIC12F683 11.3.1 PWM PERIOD The PWM
Page 83 and 84: PIC12F683 TABLE 11-4: TABLE 11-5: R
Page 85 and 86: PIC12F683 12.0 SPECIAL FEATURES OF
Page 87 and 88: PIC12F683 12.2 Calibration Bits Bro
Page 89 and 90: PIC12F683 12.3.4 BROWN-OUT RESET (B
Page 91: PIC12F683 FIGURE 12-4: TIME-OUT SEQ
Page 95 and 96: PIC12F683 12.4.2 TIMER0 INTERRUPT A
Page 97 and 98: PIC12F683 12.5 Context Saving Durin
Page 99 and 100: PIC12F683 REGISTER 12-2: WDTCON: WA
Page 101 and 102: PIC12F683 FIGURE 12-10: WAKE-UP FRO
Page 103 and 104: PIC12F683 13.0 INSTRUCTION SET SUMM
Page 105 and 106: PIC12F683 13.2 Instruction Descript
Page 107 and 108: PIC12F683 DECFSZ Decrement f, Skip
Page 109 and 110: PIC12F683 RETFIE Return from Interr
Page 111 and 112: PIC12F683 SUBWF Subtract W from f S
Page 113 and 114: PIC12F683 14.0 DEVELOPMENT SUPPORT
Page 115 and 116: PIC12F683 14.7 MPLAB ICE 2000 High-
Page 117 and 118: PIC12F683 15.0 ELECTRICAL SPECIFICA
Page 119 and 120: PIC12F683 15.1 DC Characteristics:
Page 125 and 126: PIC12F683 15.6 Thermal Consideratio
Page 127 and 128: PIC12F683 15.8 AC Characteristics:
Page 129 and 130: PIC12F683 FIGURE 15-5: CLKOUT AND I
Page 131 and 132: PIC12F683 TABLE 15-4: RESET, WATCHD
Page 133 and 134: PIC12F683 FIGURE 15-9: CAPTURE/COMP
Page 135 and 136: PIC12F683 TABLE 15-9: PIC12F683 A/D
Page 137 and 138: PIC12F683 FIGURE 15-10: PIC12F683 A
Page 139 and 140: PIC12F683 16.0 DC AND AC CHARACTERI
Page 141 and 142: PIC12F683 FIGURE 16-4: 5.0 MAXIMUM
Page 143 and 144:
PIC12F683 FIGURE 16-8: MAXIMUM IDD
Page 145 and 146:
PIC12F683 FIGURE 16-12: MAXIMUM IDD
Page 147 and 148:
PIC12F683 FIGURE 16-16: BOR IPD vs.
Page 149 and 150:
PIC12F683 FIGURE 16-20: WDT PERIOD
Page 151 and 152:
PIC12F683 FIGURE 16-24: VOL vs. IOL
Page 153 and 154:
PIC12F683 FIGURE 16-28: SCHMITT TRI
Page 155 and 156:
PIC12F683 FIGURE 16-32: LFINTOSC FR
Page 157 and 158:
PIC12F683 FIGURE 16-36: MINIMUM HFI
Page 159 and 160:
PIC12F683 FIGURE 16-40: TYPICAL HFI
Page 161 and 162:
PIC12F683 17.0 PACKAGING INFORMATIO
Page 163 and 164:
PIC12F683 8-Lead Plastic Small Outl
Page 165 and 166:
PIC12F683 8-Lead Plastic Dual Flat,
Page 167 and 168:
PIC12F683 APPENDIX A: Revision A Th
Page 169 and 170:
PIC12F683 INDEX A A/D Specification
Page 171 and 172:
PIC12F683 SUBLW ...................
Page 173 and 174:
PIC12F683 THE MICROCHIP WEB SITE Mi
Page 175 and 176:
PIC12F683 PRODUCT IDENTIFICATION SY
show all

PIC12F683 Data Sheet - Microchip

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?