Programmable Logic Design Quick Start Handbook
Programmable Logic Design Quick Start Handbook
Programmable Logic Design Quick Start Handbook
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
PROGRAMMABLE LOGIC DESIGN: QUICK START HANDBOOK • CHAPTER 2<br />
TABLE 2-2:<br />
SPARTAN-3 FPGA FAMILY OVERVIEW (CONTINUED)<br />
Device<br />
XC<br />
3S50<br />
XC<br />
3S200<br />
XC<br />
3S400<br />
XC<br />
3S1000<br />
XC<br />
3S1500<br />
SC<br />
3S2000<br />
XC<br />
3S4000<br />
XC<br />
3S5000<br />
DCMs 2 4 4 4 4 4 4 4<br />
I/O Standards 23 23 23 23 23 23 23 23<br />
Max. Differential<br />
I/O Pairs<br />
Max. Single Ended<br />
I/O<br />
56 76 116 175 221 270 312 344<br />
124 173 264 391 487 565 712 784<br />
Package<br />
User<br />
I/O<br />
User<br />
I/O<br />
User<br />
I/O<br />
User<br />
I/O<br />
User<br />
I/O<br />
User<br />
I/O<br />
User<br />
I/O<br />
User<br />
I/O<br />
VQ100 63 63 - - - - - -<br />
TQ144 97 97 97 - - - - -<br />
PQ208 124 141 141 - - - - -<br />
FT256 - 173 173 173 - - - -<br />
FG320 - - 221 221 221 - - -<br />
FG456 - - 264 333 333<br />
FG676 - - - 391 487 489 - -<br />
FG900 - - - - - 565 633 633<br />
FG1156 - - - - - - 712 764<br />
TABLE 2-3:<br />
SPARTAN-3 FEATURES AND BENEFITS<br />
Spartan-3 Feature<br />
FPGA fabric and routing, up to<br />
5,000,000 system gates<br />
Block RAM – 18k blocks<br />
Distributed RAM<br />
Shift register mode (SRL16)<br />
Benefit<br />
Allows for implementation of system level<br />
function blocks, high on-chip connectivity and<br />
high-throughput<br />
Enables implementation of large packet<br />
buffers/FIFOs, line buffers<br />
For implementing smaller FIDOs/Buffers, DSP<br />
coefficients<br />
16-bit shift register ideal for capturing high<br />
speed or burst mode data and to store data in<br />
DSP and encryption applications e.g. fast<br />
pipelining<br />
Xilinx • 30