Programmable Logic Design Quick Start Handbook
Programmable Logic Design Quick Start Handbook
Programmable Logic Design Quick Start Handbook
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
WEBPACK ISE DESIGN SOFTWARE<br />
4. Generate Programming File – Creates a programming bitstream.<br />
For CPLDs, the implementation process includes:<br />
1. Translate – Interprets the design and runs a “design rule check.”<br />
2. Fit – Allocates resource usage and connections.<br />
3. Generate Programming File – Creates a JED file for programming.<br />
WebPACK <strong>Design</strong> Suite<br />
TABLE 3-1:<br />
WEBPACK DEVICE SUPPORT<br />
Device<br />
Support<br />
Virtex-II Pro<br />
Virtex-II<br />
Virtex-E<br />
Spartan-IIE<br />
Spartan-II<br />
Spartan-3<br />
CoolRunner-II<br />
CoolRunner<br />
XC9500 Families<br />
Up to XC2VP2<br />
Up to XC2V250<br />
Up to XCV300E<br />
Up to XC2S300E<br />
Up to XC2S200<br />
Up to XC3S400<br />
All<br />
All<br />
All<br />
WEBPACK DESIGN ENTRY<br />
The WebPACK tool suite supports several different design entries. The XST<br />
synthesis tool synthesizes HDL code in VHDL, Verilog, or ABEL into a netlist.<br />
Schematic designs are converted into VHDL or Verilog, which are then synthesized<br />
by XST in the same way.<br />
WEBPACK STATECAD<br />
StateCAD is a tool for graphically entering state machines in “bubble diagram”<br />
form.<br />
You simply draw the states, transitions, and outputs, and StateCAD gives a<br />
visual test facility. State machines are generated in HDL and then added to the<br />
WebPACK ISE project.<br />
Xilinx • 93