Tutorial Xilinx Virtex-5 FPGA ML506 Edition
Tutorial Xilinx Virtex-5 FPGA ML506 Edition
Tutorial Xilinx Virtex-5 FPGA ML506 Edition
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
XIo_Out32(AC97_InFIFO, j);<br />
}<br />
}<br />
int main ()<br />
{<br />
XUartNs550_SetBaud(UART_BASEADDR, UART_CLOCK, UART_BAUDRATE);<br />
XUartNs550_SetLineControlReg(UART_BASEADDR, XUN_LCR_8_DATA_BITS);<br />
init_sound();<br />
while (1) {<br />
play_sound();<br />
}<br />
return 0;<br />
}<br />
100