ncr/doc/RealPOS/7455/Technical_Manuals/7455_Re... - Alsys Data
ncr/doc/RealPOS/7455/Technical_Manuals/7455_Re... - Alsys Data
ncr/doc/RealPOS/7455/Technical_Manuals/7455_Re... - Alsys Data
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Chapter 1: Product Overview 1-17<br />
Flash Disk<br />
An optional 32 MB Flash Disk provides non-volatile storage that is<br />
additional to and separate from the hard disk, allowing storage for<br />
items traditionally placed in retail CMOS (e.g., hard totals). OPOS<br />
drivers are available to support the Flash Disk.<br />
Flash Disk Interface<br />
The board provides support for a Flash Disk array in the form of an M-<br />
Systems DiskOnChip ® . A 32-pin socket is provided for this feature. The<br />
Flash Disk must be installed and enabled in BIOS Setup.<br />
Power LED<br />
The Processor Board provides support for an external power LED<br />
through the on-board Motion/Power LED connector. This LED is<br />
controlled through the SMC 37C935 GPIO pins. Once the SMC chip is<br />
programmed to support the Power LED function on GPIO pin 13, the<br />
LED is turned “on” anytime all power to the Processor Board is good.<br />
The system’s power management software has the option to turn the<br />
LED “off” indicating the system is in a power-managed mode.<br />
MSR<br />
The MSR interface supports a maximum of 3 tracks of magnetic stripe<br />
information for support of ISO and JIS format cards. Activate the MSR<br />
interface by enabling it in BIOS Setup, under IO Configuration. The<br />
MSR interface controller is a memory-mapped device, which can reside<br />
at system memory address CA000, CC000, or D0000. If MSR capability<br />
is not desired, it may be disabled through BIOS Setup.<br />
Graphics Subsystem<br />
The <strong>7455</strong> <strong>Re</strong>tail Terminal is equipped with an SMI Lynx SVGA<br />
LCD/CRT 3DM graphics controller with 8 MB of integrated<br />
synchronous graphics DRAM.<br />
The Processor Boards support linear addressing by creating a “hole” in<br />
the memory address space at the 63 MB boundary. When the system is<br />
configured for 64 MB and linear addressing is enabled, the last 1 MB of<br />
system memory is unusable; therefore, the board will report that total<br />
available system memory is 63 MB.