TMS320VC5505 eZdsp - Spectrum Digital Support

TMS320VC5505 eZdsp TM 

USB Stick 

Technical 

Reference 

2009 DSP Development Systems

TMS320VC5505 eZdsp TM 

USB Stick 

Technical Reference 

512325-0001 Rev. A 

August 2009 

SPECTRUM DIGITAL, INC. 

12502 Exchange Drive, Suite 440 Stafford, TX. 77477 

Tel: 281.494.4505 Fax: 281.494.5310 

sales@spectrumdigital.com www.spectrumdigital.com

IMPORTANT NOTICE 

Spectrum Digital, Inc. reserves the right to make changes to its products or to discontinue any 

product or service without notice. Customers are advised to obtain the latest version of relevant 

information to verify that the data being relied on is current before placing orders. 

Spectrum Digital, Inc. warrants performance of its products and related software to current 

specifications in accordance with Spectrum Digital’s standard warranty. Testing and other quality 

control techniques are utilized to the extent deemed necessary to support this warranty. 

Please be aware that the products described herein are not intended for use in life-support 

appliances, devices, or systems. Spectrum Digital does not warrant nor is Spectrum Digital liable for 

the product described herein to be used in other than a development environment. 

Spectrum Digital, Inc. assumes no liability for applications assistance, customer product design, 

software performance, or infringement of patents or services described herein. Nor does Spectrum 

Digital warrant or represent any license, either express or implied, is granted under any patent right, 

copyright, or other intellectual property right of Spectrum Digital, Inc. covering or relating to any 

combination, machine, or process in which such Digital Signal Processing development products or 

services might be or are used. 

WARNING 

This equipment is intended for use in a laboratory test environment only. It generates, uses, and can 

radiate radio frequency energy and has not been tested for compliance with the limits of computing 

devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable 

protection against radio frequency interference. Operation of this equipment in other environments 

may cause interference with radio communications, in which case the user at his own expense will be 

required to take whatever measures necessary to correct this interference. 

TRADEMARKS 

Windows 2000, Windows XP, Windows Vista are registered trademarks of Microsoft Corp 

Code Composer Studio IDE is a trademark of Texas Instruments 

“eZdsp” is a trademark of Spectrum Digital, Inc. 

Copyright © 2009 Spectrum Digital, Inc.

Contents 

1 Introduction to the TMS320VC5505 eZdsp USB Stick . . . . . . . . . . . . . . . . . . . . . . 1-1 

Provides a description of the TMS320VC5505 eZdsp Stick, and key features. 

1.0 Overview of the TMS320VC5505 eZdsp USB Stick . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2 

1.2 Key Features of the TMS320VC5505 eZdsp USB Stick . . . . . . . . . . . . . . . . . . . . . . . 1-2 

2 Operation and Physical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1 

Describes the operation and physical layout of the TMS320VC5505 eZdsp Stick and its 

connectors. 

2.0 Board Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2 

2.1 Connector Index . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3 

2.1.1 J2, USB Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3 

2.1.2 J3, Stereo In Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3 

2.1.3 J4, Headphone Out Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4 

2.1.4 J5, Expansion Connector . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-4 

2.2 System LED . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5 

2.3 Test Points . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-6 

A Schematics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-1 

Contains the schematics for the TMS320VC5505 eZdsp Stick 

B Mechanical Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . B-1 

Contains the mechanical information about the TMS320VC5505 eZdsp Stick

About This Manual 

Notational Conventions 

This document describes the board level operations of the TMS320VC5505 

eZdsp USB Stick (eZdsp Stick). The eZdsp Stick is based on the Texas Instruments 

TMS320VC5505 Digital Signal Processor. 

The TMS320VC5505 eZdsp Stick is a USB based printed circuit board (PCB) that 

allows engineers and software developers to evaluate certain characteristics of the 

TMS320VC5505 DSP. 

This document uses the following conventions. 

The TMS320VC5505 eZdsp USB Stick will sometimes be referred to as the VC5505 

Stick, VC5505 USB Stick, or VC5505 eZdsp. 

Program listings, program examples, and interactive displays are shown is a special 

italic typeface. Here is a sample program listing. 

equations 

!rd = !strobe&rw; 

Information About Cautions 

This book may contain cautions. 

This is an example of a caution statement. 

A caution statement describes a situation that could potentially damage your software, 

or hardware, or other equipment. The information in a caution is provided for your 

protection. Please read each caution carefully. 

Related Documents 

Texas Instruments Code Composer Studio IDE Users Guide 

Data sheet for the TMS320VC5505

Chapter 1 

Introduction to the 

TMS320VC5505 DSP Stick 

This chapter provides you with a description of the VC5505 eZDSP USB Stick along 

with the key features. 

Topic 

Page 

1.0 Overview of the TMS320VC5505 eZDSP USB Stick 1-2 

1.1 Key Features of the TMS320VC5505 eZDSP USB Stick 1-2 

1-1

Spectrum Digital, Inc 

1.0 Overview of the VC5505 eZDSP USB Stick 

The VC5505 eZDSP USB Stick is an evaluation tool for the Texas Instruments 

TMS320VC5505 Digital Signal Processor (DSP). This USB bus powered tool allows the 

user to evaluate the following items: 

• The TMS320VC5505 processor along with its peripherals 

• The TLV320AIC3204 codec 

• The Code Composer Studio IDE TM software development tools 

USB Connector 

VC5505 DSP 

Test Points 

LED 

Expansion 

Connector 

AIC3204 

SPI EEPROM 

Headphone Out 

Test Points 

Stereo In 

Figure 1-1, Key Features of the VC5505 eZDSP USB Stick 

1.1 Key Features of the VC5505 eZDSP USB Stick 

The VC5505 eZDSP USB Stick has the following features: 

• Texas Instrument’s TMS320VC5505 Digital Signal Processor 

• Texas Instruments TLV320AIC3204 Stereo Codec (stereo in, headphone out) 

• 512K-bit SPI EEPROM 

• User controlled LED 

• Embedded USB XDS100 JTAG emulator 

• Expansion connector 

• User accessible test points 

• Power provided by PC/laptop USB bus 

• Compatible with Texas Instruments Code Composer Studio v4 

1-2 TMS320VC5505 eZDSP Stick Technical Reference

Chapter 2 

Physical Description 

This chapter describes the physical layout of the TMS320VC5505 eZDSP 

USB Stick. 

Topic 

Page 

2.0 Board Layout 2-2 

2.1 Connector Index 2-2 

2.1.1 J1, XDS100 USB Connector 2-3 

2.1.2 J2, Stereo In Connector 2-3 

2.1.3 J3, Headphone Out Connector 2-4 

2.1.4 P1, Expansion Connector 2-4 

2.2 System LED 2-5 

2.3 Test Points 2-6 

2-1


2.0 Board Layout 

The VC5505 eZDSP USB Stick is a 3.15 x 1.5 inch six (6) layer printed circuit board 

which is powered off the USB bus of personal computer or laptop computer. This 

means this board does not require an external power supply. 

DS1 

J1 

P1 

Figure 2-1, VC5505 eZDSP USB Stick (top) 

J2 

J3 

2.1 Connector Index 

The VC5505 eZDSP USB Stick has four (4) connectors which provide the user access 

to various signals on the V5505 Stick. These connectors are shown in the table below. 

Table 1: VC5505 eZDSP USB Stick Connectors 

Connector # Pins Function 

Schematic 

Page 

Board 

Side 

J1 2 USB 9 Top 

J2 2 Stereo In 7 Top 

J3 2 Headphone 7 Top 

Out 

P1 20 x 2 Expansion 8 Top/Bottom 

The following manufacturer and parts numbers can be used to interface to the 

connectors on the VC5505 eZDSP: 

Table 2: VC5505 eZDSP Mating Connectors 

Connector Manufacturer Part # 

J1 PC or laptop 

J2 CUI Inc CUI SP-3501, Digi-Key CP-3502-ND 

J3 CUI Inc CUI SP-3501, Digi-Key CP-3502-ND 

P1 Samtec Samtec MEC1-120-02-S-D-A, 

Digi-Key SAM8117-ND 



2.1.1 J1, XDS100 USB Connector 

The USB connector, J1, is used to attach the VC5505 eZDSP stick to a personal 

computer or laptop. The signals on the pins of this connector are shown below. 

Table 3: J1, USB Connector 

Pin # 

Signal Name 

1 5V_USB 

2 D+ 

3 D- 

4 GND 

5 GND via capacitor 

6 GND via capacitor 

2.1.1 J2, Stereo In Connector 

The Stereo In connector, J2, is used to bring signals into the TLP320AIC3204 codec. 

The signals on the pins of this connector are shown below. 

Table 4: J2, Stereo In Connector 

Pin # Signal Name AIC3204 Pin # 

1 GND-A 

2 AIC_LINE2L 15 

3 AIC_LIN2R 16 

4 No connect 

5 No connect 

The figure below shows a typical stereo jack. 

Ground 

Right Line In 

Left Line In 

Figure 2-2, Stereo In 1 Jack 

2-3


2.1.3 J3, Headphone Out Connector 

The Headphone Out connector, J3, is used to bring signals from the TLP320AIC3204 

codec. The signals on the pins of this connector are shown below. 

Table 5: J3, Headphone Out Connector 

Pin # Signal Name AIC3204 Pin # 

1 GND-A 

2 HEADPHONE_LOUT 25 

3 HEADPHONE_ROUT 27 

4 No connect 

5 No connect 

The figure below shows a typical headphone jack. 

Ground 

Right Line In 

Left Line In 

Figure 2-3, Headphone Out Jack 

2.1.4 P1, Expansion Connector 

The Expansion connector, P1, is used to bring signals from VC5505 DSP out to a 

connector for user interface. This card edge connector has all of the odd number 

(1,3,...,39) tabs on the top side of the board and all of the even number tabs (2,4,...,40) 

on the bottom side of the board. The diagram below shows the position of these tabs. 

Top Side View 

Pin 39 

Pin 40 

Bottom Side View 

Pin 11 

Key 

Pin 12 

Pin 9 Pin 10 

Pin 1 

Pin 2 

Figure 2-4, P1 Connector Tab Positions 



The table below lists the signals that appear on each of the tabs of connector P1. The 

signals on the pins of this connector are shown below. 

Pin # 

Top 

Table 6: P1, Expansion Connector 

Signal Name 

Pin # 

Bottom 

Signal Name 

1 GND 2 GND 

3 SPIO_CS1 4 GPIO13 

5 SPIO_CLK 6 GPIO12 

7 SPIO_DX 8 GPIO14 

9 SPIO_RX 10 GPIO15 

11 GND 12 GND 

13 I2C_SDA 14 GPIO16 

15 I2C_SCL 16 GPIO17 

17 GND 18 GND 

19 I2S2_CLK 20 GPIO11 

21 I2S2_RX 22 GPIO10 

23 I2S2_DX 24 GPIO5 

25 I2S2_FS 26 GPIO4 

27 GND 28 GND 

29 I2S1_CLK 30 UART_RTS 

31 I2S1_RX 32 UART_CTS 

33 I2S1_DX 34 UART_RX 

35 I2S1_FS 36 UART_TX 

37 VCC_3V3 38 VCC_3V3 

39 VCC_3V3 40 VCC_3V3 

2.2 System LED 

The VC5505 eZDSP USB Stick has one green Light Emitting Diode (LED). This LED is 

software controlled via the XF status bit and XF pin on the DSP. 

2-5


2.3 Test Points 

The VC5505 eZDSP USB Stick has sixteen (16) test points for the monitoring of 

signals. The location of the test points are shown in the figure below. 

TP3 

TP6 

TP1 

TP2 TP4 TP5 TP8 TP7 

TP9 

TP10 

TP11 TP12 TP13 TP14 TP15 TP16 

Figure 2-5, VC5505 eZDSP USB Stick (top) 

The signals on the test points are shown in the table below. 

Table 7: Test Points 

TP # 

Schematic 

Page 

Signal Name 

TP1 3 CLKOUT, Pin A7, VC5505 

TP2 3 RTC_CLKOUT, Pin D8, VC5505 

TP3 2 GPAIN3, Pin C11, VC5505 

TP4 2 GPAIN2, Pin B11, VC5505 

TP5 2 GPAIN1, Pin A11, VC5505 

TP6 2 GPAIN0, Pin D10, VC5505 

TP7 3 GND 

TP8 7 GND 

TP9 5 GND 

TP10 6 Vcore, VCC_1V3, Pin 7,8 U8 

TP11 6 3V3, VCC_3V3, Pin 7,8 U7 

TP12 4 GPIO22, Pin E2, VC5505 

TP13 4 GPIO23, Pin F2, VC5505 

TP14 4 GPIO24, Pin G2, VC5505 

TP15 4 GPIO25, Pin G4, VC5505 

TP16 4 GPIO21, Pin N1, VC5505 


Appendix A 

Schematics 

This appendix contains the schematics for the TMS320VC5505 DSP Stick. 

A-1

5 

5 

4 

4 

3 

3 

2 

2 

1 

1 


NOTES, UNLESS OTHERWISE SPECIFIED: 

1. RESISTANCE VALUES IN OHMS. 

2. CAPACTITANCE VALUES IN MICROFARADS. 

REVISIONS 

Revision DESCRIPTION DATE APPROVED 

3. REFERENCE DESIGNATORS USED: 

4. ALL 0.1 uF AND 0.01uF CAPACITORS ARE DECOUPLING CAPS UNLESS 

OTHERWISE NOTED. THEY ARE SHOWN ON THE PAGE WITH THE INTEGRATED 

CIRCUITS THEY SHOULD BE PLACED NEAR. 

Initial Release. 

D D 

B 

6/22/09 

A 

Changed USB Connector to type A, added Capacitance 

to 1.3Volt supply to reduce VCORE Ripple 

5/15/09 

Schematic Contents 

C C 

01 - TITLE PAGE 

02 - TMS320VC5505 GPIO / MMC / SPI / I2C -- SPI EEPROM 

03 - TMS320VC5505 CLOCKS / JTAG / USB 

04 - TMS320VC5505 EMIF 

05 - TMS320VC5505 Power 

06 - POWER 3V3, 1V3 

07 - CODEC 

08 - EXPANSION CONNECTOR 

09 - XDS100 INTERFACE 

B B 

REVISION STATUS OF SHEETS 

REV 

DWN 

DATE 

SHEET 

R.R.P. 05/15/2009 

A CHK 

DATE 

SPECTRUM DIGITAL INCORPORATED 

A 

REV 

T.W.K. 05/15/2009 

ENGR 

DATE 

SHEET 

R.R.P. 05/15/2009 

Title: 

TMS320VC5505 eZDSP USB Stick 

ENGR-MGR 

DATE 

REV 

R.R.P. 05/15/2009 

Page Contents: TITLE SHEET 

QA 

DATE 

SHEET 

C.M.D. 05/15/2009 

Revision: 

MFG 

DATE 

Size: B 

DWG NO 512322-0001 

B 

REV B A B A B B A A B 

NEXT ASSY 

USED ON 

R.R.P. 05/15/2009 

RLSE 

DATE 

Date: Thursday, June 25, 2009 Sheet 1 o f 9 

SHEET 

3 5 

APPLICATION 

R.R.P. 05/15/2009 

1 

2 

4 

6 

7 

8 

9 

A-2 TMS320VC5505 eZDSP Stick Technical Reference

1 

2 

3 

4 

5 

1 

2 

3 

4 

5 


U4A TMS320C5505 

I2S0_CLK 

S0_0 / MMC0_CLK / I2S0_CLK / GPIO0 

L10 

I2S0_CLK 7 

TP3 

I2S0_FS 

S0_1 / MMC0_CMD / I2S0_FS / GPIO1 

M11 

I2S0_FS 7 

Test Point_1 

I2S0_DX 

S0_2 / MMC0_D0 / I2S0_DX / GPIO2 

L9 

I2S0_DX 7 

TP4 

I2S0_RX 

GPAIN3 

S0_3 / MMC0_D1 / I2S0_RX / GPIO3 

M10 

I2S0_RX 7 

Test Point_1 

C11 

GPIO4 

GPIO4 8 

GPAIN2 

S0_4 / MMC0_D2 / GPIO4 

L12 

TP5 

GPAIN3 

B11 

GPIO5 

D GPIO5 8 

VDD_IO4 

GPAIN1 

S0_5 / MMC0_D3 / GPIO5 

L11 

Test Point_1 

GPAIN2 

D 

A11 

TP6 

GPAIN0 

GPAIN1 

D10 

Test Point_1 

GPAIN0 

I2S1_CLK 

S1_0 / MMC1_CLK / I2S1_CLK / GPIO6 

M13 

I2S1_CLK 8 

I2S1_FS 

S1_1 / MMC1_CMD / I2S1_FS / GPIO7 

L14 

I2S1_FS 8 

R52 

I2S1_DX 

S1_2 / MMC1_D0 / I2S1_DX / GPIO8 

M14 

I2S1_DX 8 

I2S1_RX 

S1_3 / MMC1_D1 / I2S1_RX / GPIO9 

M12 

I2S1_RX 8 

NO-POP 

GPIO10 

S1_4 / MMC1_D2 / GPIO10 

K14 

GPIO10 8 

GPIO11 

GPIO11 8 

WAKEUP 

S1_5 / MMC1_D3 / GPIO11 

L13 

R49 

10K 

VDD_IO1 

R14 

VDD_IO1 

R12 

E8 

WAKEUP 

PD0 / SPI0_RX P6 

PD1 / SPI0_DX N6 

PD2 / GPIO12 

P7 

PD3 / GPIO13 

N7 

PD4 / GPIO14 

N8 

PD5 / GPIO15 

P9 

PD6 / GPIO16 

N9 

PD7 / GPIO17 

P10 

100K 100K 

R15 

I2S2_CLK 

I2S2_CLK 8 

10K 

PD8 / I2S2_CLK / GPIO18 / SPI0_CLK N10 

E7 

I2S2_FS 

INT1 

PD9 / I2S2_FS / GPIO19 / SPI0_CS0 

P11 

I2S2_FS 8 

I2S2_RX 

C C6 

INT0 

PD10 / I2S2_RX / GPIO20 / SPI0_RX N11 

I2S2_RX 8 

C 

I2S2_DX 

6,9 TARGET_PWR_GOOD 

D6 

RESETN 

PD11 / I2S2_DX / GPIO27 / SPI0_DX P12 

I2S2_DX 8 

M8 

UART_RTS 

XF 

PD12 / UART_RTS / GPIO28 / I2S3_CLK N12 

UART_RTS 8 

UART_CTS 

PD13 / UART_CTS / GPIO29 / I2S3_FS P13 

UART_CTS 8 

UART_RX 

PD14 / UART_RX / GPIO30 / I2S3_RX N13 

UART_RX 8 

R26 1K DS1 LED GRN 

UART_TX 

PD15 / UART_DX / GPIO31 / I2S3_DX P14 

UART_TX 8 

C13 

TGND0 

C14 

SPI0_CLK 

TGND1 

PCLK_RE / SPI0_CLK N3 

SPI0_CLK 8 

SPI0_RX 

SPI0_DX 

GPIO12 

GPIO13 

GPIO14 

GPIO15 

GPIO16 

GPIO17 

SPI0_RX 8 

SPI0_DX 8 

GPIO12 8 

GPIO13 8 

GPIO14 8 

GPIO15 8 

GPIO16 8 

GPIO17 8 

SPI0_CS0 

PCNTL0 LCD_BIAS_OE1 / SPI0_CS0 

P4 

SPI0_CS1 

PCNTL1 LCD_MCLK_OE2 / SPI0_CS1 

N4 

SPI0_CS1 8 

PCNTL2 

VDD_IO1 

LCD_HSYNC_nW / SPI0_CS2 

P5 

PCNTL3 LCD_VSYNC_ALE / SPI0_CS3 

N5 

B8 

I2CSDA 

B7 

I2CSCL 

R10 R7 

10K 

10K 

I2C_SDA 

7,8 I2C_SDA 

I2C_SCL 

7,8 I2C_SCL 

B B 

VDD_IO1 

R68 

10K 

VDD_IO1 

U9 

SPI0_CS0 

1 

CS 

VCC 8 

SPI0_DX 

5 

HOLD 7 

C79 

SIN 

SPI0_CLK 

6 

SCLK WP 3 

0.1uF 

4 

GND 

SO 2 

M95512-WMN6TP 

SPI0_RX 

A SPECTRUM DIGITAL INCORPORATED 

A 

512K-Bit SPI EEPROM 

Title: 


Page Contents: 

GPIO,MMC-SD,SPI,I2C,I2S 

Revision: 

Size: B 

DWG NO 512322-0001 

A 

Date: 

Sheet o f Tuesday, June 30, 2009 2 9 

A-3

1 

2 

3 

4 

5 

1 

2 

3 

4 

5 


U4D TMS320C5505 

USB_XI 

G13 

USB_XI 

TP1 

G14 

D CLKOUT 

USB_XO 

USB_VBUS J12 

D 

USB_DM J14 

F11 

USB_VSS_OSC USB_DP H14 

CLKOUT 

A7 

CLKOUT 

USB_REXT 

G9 

A8 

CLKIN 

USB_VSSREF 

G10 

R13 10K 

C7 

CLK_SEL 

M9 

TP2 

TRSTN 

L8 

RTC_CLKOUT 

TMS 

RTC_CLKOUT 

D8 

L7 

RTC_CLKOUT 

TDI 

M7 

TDO 

M6 

TCK 

L6 

RTCXO 

EMU0 

RTCXO A9 

M5 

EMU1 

32.768KHz 

Y3 

C10 33pF 

3 

2 

1 4 

C C 

RTCXI 

RTCXI 

B9 

C5 33pF 

RTC_VSS_OSC C9 

VDD_IO1 

TP7 

R56 R55 

10K 10K 

GND 

TARGET_EMU0 

TARGET_EMU1 

B TARGET_TCK 9 

B 

TARGET_TDO 9 

TARGET_TDI 9 

TARGET_TMS 9 

TARGET_TRSTn 9 


A 

Title: 



CLOCK,JTAG,USB 

Revision: 

Size: B 

DWG NO 512322-0001 

B 

Date: 



1 

2 

3 

4 

5 

7 

1 

2 

3 

4 

5 


D D 

GPIO_CODEC_RESET 

U4C 

TP15 

Test Point_1 

GPIO_CODEC_RESET J3 

GPIO25 

A20 / GPIO26 

D15 

J4 

G4 

GPIO24 

A19 / GPIO25 

D14 

K3 

TP14 

G2 

GPIO23 

A18 / GPIO24 

D13 

K4 

Test Point_1 

F2 

GPIO22 

A17 / GPIO23 

D12 

L3 

E2 

TP13 

GPIO21 

A16 / GPIO22 

D11 

C4 

N1 

Test Point_1 

A15 / GPIO21 

D10 

D3 

M1 

A14 

D9 

F4 

L1 

TP12 

A13 

D8 

E3 

C K1 

C 

Test Point_1 

A12 / NAND_CLE 

D7 

H3 

K2 

A11 / NAND_ALE 

D6 

K5 

L2 

TP16 

A10 

D5 

M2 

J2 

Test Point_1 

A9 

D4 

L4 

J1 

A8 

D3 

D4 

H2 

A7 

D2 

F3 

F1 

A6 

D1 

E5 

D1 

A5 

D0 

G3 

C1 

A4 

D2 

A3 

SDCLK M3 

E1 

A2 

SDCAS B4 

C2 

A1 

SDCKE N2 

B2 

A0 

DQM1 

P1 

B1 

BA1 

DQM0 

B5 

A1 

BA0 

SDRAS A6 

SD_CE0 

B3 

SD_CE1 

A4 

M4 

VDD_IO1 

NAND_CE1 

C5 

NAND_CE0 

RNW B6 

R19 NO-POP 

WE H1 

K6 

NAND_RDY1 

OE E4 

D5 

NAND_RDY0 

B H4 

B 

R18 10K 

Async_RDY1 

G1 

Async_RDY0 

ASYNC_CE0 

C3 

ASYNC_CE1 

A3 

TMS320C5505 


A 

Title: 



C5505 EMIF 

Revision: 

Size: B 

DWG NO 512322-0001 

A 

Date: 


A-5

1 

2 

3 

4 

5 

1 

2 

3 

4 

5 


VCC_1V3 

VDDC 

U4B 

FB3 

VDD_SAR 

R2 0 

R37 NO-POP 

C57 

0.01uF 

C52 

0.01uF 

C54 

1uF 

C71 

1uF 

C53 

1uF 

F6 

H8 

J6 

K10 

L5 

VDDC.1 

VDDC.2 

VDDC.3 

VDDC.4 

VDDC.5 

VDDA_PLL 

C10 

C1 

10uF 

C46 

1uF 

C50 

1uF 

C48 

0.01uF 

C29 

0.01uF 

C70 

0.01uF 

2 

1 

BLM21AG151SN1D 

C38 

0.01uF 

VSSA_PLL 

D9 

D VCC_3V3 

D 

VCC_3V3 

PLL 

VIDSP_LDO 

R3 0 

DSP_LDO_IN F14 

R36 

C27 

H12 

NO-POP 

VDDA_USBXCVR 

0.1uF 

VSSA_USBXCVR 

H11 

R28 NO-POP 

R34 NO-POP 

R32 NO-POP 

DSP_LDO1.3 

DSP_LDO E10 

R30 100K 

USBOSC_VDD 

G12 

DSP_LDO_V 

LDO_EN 

DSP_LDO_V D13 

DSP_LDO_EN D12 

PM_CTL 

POR_BGRST 

D14 

C12 

PM_CTL 

POR_BGRST 

VDD_USBPLL 

G8 

VDD_IO1 VCC_3V3 

VSS_USBPLL 

G11 

VDD_IO1 

R22 0 

VDD1.1 

F7 

C VDD1.2 

K7 

C 

J13 

C63 C45 C51 C49 C37 C30 

VDD_USB 

VDD1.3 

K12 

C17 

VDD1.4 

N14 

10uF 

H13 

0.1uF 0.1uF 0.1uF 0.1uF 0.1uF 0.1uF 

VSS_USB 

VDD1.5 

P3 

VDD1.6 

P8 

R29 0 

R35 0 

R33 0 

R31 NO-POP 

VCC_3V3 

VDD_IO2 

R20 0 

VDD_IO2 

C68 C74 

0.1uF 0.1uF 

VCC_1V3 

C65 

0.1uF 

C62 

0.1uF 

C58 

0.1uF 

C73 

0.1uF 

C69 

0.1uF 

C16 

10uF 

A2 

A5 

E6 

F5 

G5 

H5 

H7 

J5 

P2 

VDD2.1 

VDD2.2 

VDD2.3 

VDD2.4 

VDD2.5 

VDD2.6 

VDD2.7 

VDD2.8 

VDD2.9 

USB_LDOI 

F13 

USB_LDO 

F12 

C64 

0.1uF 

C72 

0.1uF 

R17 0 

VDDA_USB 

H10 

VSSA_USB 

H9 

C55 

0.01uF 

C59 

1uF 

VCC_3V3 VDD_IO4 

VSS.1 

A13 

VSS.2 

A14 

R1 0 

VDD_IO4 

VSS.3 

D7 

C8 

PM_CTL: 

RTC_VDD 

VSS.4 

D11 

If low, the DSP_LDO_EN is used to 

VSS.5 

E9 

C31 C32 

enable/disable regulator 

VSS.6 

E11 

If high, the power management block 

1uF 0.1uF 

VSS.7 

E12 

ignored the DSP requests for 

B B 

VSS.8 

E13 

SHUTDOWN_PM and SHOUTDOWN_BG 

VSS.9 

E14 

VSS.10 

F9 

DSP_LDO_V: 

VCC_3V3 

VSS.11 

F10 

F8 

If high, DSP_LDOO is regulated to 1.3V 

VDDIO4 

VSS.12 

G6 

If low, DSP_LDOO is regulated to1.05V 

R38 0 VISAR_LDO 

VSS.13 

G7 

B12 

SAR_LDO1V3 

ANA_LDOI 

VSS.14 

H6 

A12 

DSP_LDO_EN: 

ANA_LDO 

VSS.15 

J7 

C34 C33 

If high, the DSP_LDOO is tri-stated 

VDD_SAR 

VSS.16 

J8 

If low, the DSP_LDOO is 1.3V or 1.05V 

A10 

0.1uF 1uF 

VDD_ANA 

VSS.17 

J9 

depending on DSP_LDO_V 

B10 

VSS_ANA 

VSS.18 

K8 

VSS.19 

K9 

B13 

POR_BGRST: 

BG_CAP 

VSS.20 

K11 

If high, all on-chip LDOs are disabled 

VSS.21 

K13 

If low, all on-chip LDOs are enabled 

VSS_PM B14 

A-6 TMS320VC5505 eZDSP Stick Technical Reference 

TMS320C5505 

C39 

0.1uF 

J10 

J11 

NC2 

NC1 

R39 0 

VCC_1V3 VDD_SAR 

R40 NO-POP 

AGND_C5505 AGND_C5505 

C4 

C40 

A FB2 

FB1 

TP9 


A 

10uF 

0.1uF 


C5505 POWER 

Title: 


GND 

1 2 


1 2 


PLL 

AGND_C5505 

Revision: 

DWG NO 512322-0001 

B 

Sheet o f Thursday, June 25, 2009 5 9 

Size: B 

Date:

5 

5 

4 

4 

3 

3 

2 

2 

1 

1 


TP10 VCC_1V3 

Vcore 

D VCCUSB 

D 

U8 

5 

R24 0 

IN1 OUT1 

7 

6 

IN2 OUT2 

8 

4 

C84 

C82 

EN FB 1 

C22 

2.2uF 

.1uF 

3 

R71 

C80 C78 

GND PG 2 

10K 

4.7uF 

4.7uF 

TPS76601 

.1uF 

R66 

12K 1% 

RECalculate Feedback 

Vout = Vref x ( 1 + Rtop/RBottom ) ; VREF = 1.224V 

169K 1% 

C C 

R69 

VCCUSB FTDI_3V3 

PG 2 

TP11 

3V3 VCC_3V3 

U7 

5 

6 

IN1 

IN2 

OUT1 

OUT2 

7 

8 

R23 0 

4 

EN FB 1 

C23 

C85 

C83 

2.2uF 

B 2.2uF 

.1uF 

3 

R72 

C81 

B 

GND 

10K 

4.7uF 

TPS76601 

R67 

294K 1% 

R73 

10K 

R70 

169K 1% 

3 

R65 1K 

1 

R62 

100K 

C77 

Q1 

FJV3109R 

2 

1uF 

TARGET_PWR_GOOD 2,9 


A 

Vout = Vref x ( 1 + Rtop/RBottom ) ; VREF = 1.224V 

Title: 



POWER, 3V3, 1V3 

Revision: 

Size: B 

DWG NO 512322-0001 

B 

Date: 


A-7

5 

5 

4 

4 

3 

3 

9 

2 

2 

1 

1 


C11 C61 

C75 C21 

10uF 0.1uF 

0.1uF 10uF 

GND-A 

D VDD_IO1 

V3.3A 

D 

R21 0 

R4 0 

C6 C44 

C67 C13 

10uF 0.1uF 

0.1uF 10uF 

GND-A 

U6 

TLV320AIC3204IRHBT 

R9 

SJ1-3515-SMT, 5PJACK STEREO 

10K 

J2 

2 

C19 

4 

0.47uF 

5 

STEREO IN 1 

3 

C18 

19 

0.47uF 

MICBIAS 

1 

13 

AIC_RST 

R6 0 

IN1_L 

RESET 

31 

GPIO_CODEC_RESET 4 

14 

AIC_LINE2L 

IN1_R 

15 

AIC_IISCLK 

R45 0 

I2S0_CLK 2 

GND-A 

AIC_LINE2R 

IN2_L 

BCLK 2 

AIC_IISFS 

R46 0 

C 16 

IN2_R 

WCLK 3 

I2S0_FS 2 

C 

20 

AIC_IISD0 

R47 0 

IN3_L 

DIN 4 

I2S0_DX 2 

21 

AIC_IISD1 

R48 0 

IN3_R 

DOUT 

5 

I2S0_RX 2 

AVDD 24 

LDO_IN 26 

IOVDD 6 

DVDD 29 

9 

8 

MCLK 1 

HPL 

HPR 

LOL 

LOR 

25 

27 

22 

23 

HEADPHONE_LOUT 

HEADPHONE_ROUT 

VDD_IO1 

I2C_SCL 2,8 

I2C_SDA 2,8 

AIC_MODE_SEL 

R54 

4.7K 

SCL/SSZ 

9 

SDA/MOSI 

10 

SPI_SEL 

12 

MISO 11 

SCLK/MIC_DET 

8 

LDO_SEL 

GPIO 

30 

32 

C15 100uF 

CONN_HP_LOUT 

REF 

18 

+ 

HEADPHONES OUT 

C14 100uF 

CONN_HP_ROUT 

U3 

C47 

0.1uF 

AVSS 

PPAD 

IOVSS 

DVSS 

+ 

1 

OFFn 

VCC 

4 

C76 

0.1uF 

C20 

10uF 

2 

4 

5 

3 

1 

J3 

9 

8 

7 

28 

17 

33 

SJ1-3515-SMT, 5PJACK STEREO GND-A 

R50 100 

3 

GND-A 

CLK GND 2 

B B 

12MHz 

VDD_IO1 

GND-A 

R43 NO-POP 

R51 4.7K 

CLK_12MHZ 

R53 

NO-POP 

V3.3A 

VDD_IO1 

FB5 

1 2 


A TP8 


A 

Tie Analog Power to Digital Power through single 

point connection or Ferrite Bead. 

GND 

Title: 


CODEC 


FB4 

Revision: 

A 

512322-0001 

DWG NO 

Size: B 

1 2 


GND-A 

Date: Sheet o f Tuesday, June 30, 2009 7 9 


5 

5 

4 

4 

3 

3 

2 

2 

1 

1 


VCC_3V3 VCC_3V3 

D EDGE CONN 20X2 

D 

40 

39 

38 

37 

2 UART_TX 

UART_TX 36 

35 

I2S1_FS 

I2S1_FS 2 

UART_RX 

UART_RX 

34 

33 

I2S1_DX 

I2S1_DX 2 

UART_CTS 

UART_CTS 

32 

31 

I2S1_RX 

I2S1_RX 2 

UART_RTS 

UART_RTS 

30 

29 

I2S1_CLK 

I2S1_CLK 2 

28 

27 

GPIO4 

GPIO4 

26 

25 

I2S2_FS 

I2S2_FS 2 

GPIO5 

GPIO5 

24 

23 

I2S2_DX 

I2S2_DX 2 

GPIO10 

GPIO10 

22 

21 

I2S2_RX 

I2S2_RX 2 

GPIO11 

GPIO11 

20 

19 

I2S2_CLK 

I2S2_CLK 2 

18 

17 

GPIO17 

GPIO17 

16 

15 

I2C_SCL 

I2C_SCL 2,7 

GPIO16 

GPIO16 

14 

13 

I2C_SDA 

I2C_SDA 2,7 

12 

11 

GPIO15 

GPIO15 

10 

9 

SPI0_RX 

SPI0_RX 2 

GPIO14 

GPIO14 

8 

7 

SPI0_DX 

SPI0_DX 2 

GPIO12 

GPIO12 

6 

5 

SPI0_CLK 

SPI0_CLK 2 

GPIO13 

GPIO13 

4 

3 

SPI0_CS1 

SPI0_CS1 2 

2 

1 

C C 

P1 

B B 


A 

Title: 



EXPANSION CONNECTORS 

Revision: 

Size: B 

DWG NO 512322-0001 

A 

Date: 


2 

2 

2 

2 

2 

2 

2 

2 

2 

2 

2 

2 

2 

A-9

5 

5 

4 

4 

3 

3 

2 

2 

1 

1 


+5_USB 

VCCUSB 

L2 

L1 BLM21P221SN 

C8 

10nF 

C35 

100nF 

VCCUSB 

C2 

10uF 

BLM21P221SN 

+5_USB 

D D 

C3 

33nF 

J1 

R44 

470R 

C42 

C56 

10nF 

5V_USB 1 

100nF 

C66 

D+ 

2 

D- 

3 

33nF 

FTDI_3V3 

GND 4 

C43 

C60 

100nF 

10nF 

C41 

100nF 

USB-A connector 

R8 

C7 

C36 

33nF 

U5 FT2232 

10nF 

C12 

C9 

47pF 

6 

TCK 

3V3OUT 

TCK 24 

27 

R58 

TARGET_TCK 3 

47pF 

TDI 

TDI 

23 

27 

R59 

TARGET_TDI 3 

TDO 

TDO 22 

27 

R60 

TARGET_TDO 3 

TMS 

C 8 

USBDM 

TMS 21 

27 

R61 

TARGET_TMS 3 

C 

TRST 

GPIOL0 

20 

27 

R64 

TARGET_TRSTn 3 

GPIOL1 

19 

7 

USBDP 

GPIOL2 

17 

R63 10K 

GPIOL3 

16 

VCC 5 

XTIN 

RSTOUT# 

TARGET_PWR_GOOD 

TARGET_PWR_GOOD 2,6 

R41 

NO-POP 

+5_USB 

R42 

NO-POP 

R16 2K2 

BCBUS0 

30 

48 

EECS 

BCBUS1 

29 

B B 

BCBUS2 

28 

1 

FTDI_3V3 

EESK 

BCBUS3 

27 

2 

EEDATA 

SI/WUB 26 R57 2K2 

CLK_12MHZ 

2 

CLK 

VCCUSB 

U1 

8 

EECS 

VCC CS 1 

7 

EESK 

NC1 SK 2 

A EEDATA 


A 

C26 

6 

NC2 DIN 3 

5 

100nF 

GND DOUT 

4 

93C46_56_66 

Title: 


Page Contents: XDS100 INTERFACE 

R25 10K R27 2K2 

Revision: 

Size: B 

DWG NO 512322-0001 

B 

Date: 


7 

6 

S1 

S2 

5 

R11 

27R 

27R 

5 

RSTOUT# 

44 

4 

XTOUT 

RESET# 

C28 

47 

TEST 

AGND 

GND.1 

GND.2 

GND.3 

GND.4 

1 

.1uF 

D 

45 

9 

18 

25 

34 

AVCC 46 

VCC.1 

VCC.2 

3 

42 

VCCIOA 14 

VCCIOB 31 

R5 1K5 

43 

XTIN 

GPIOH0 

15 

GPIOH1 

13 

OE 12 

GPIOH3 

11 

Y1 

6MHz CRYSTAL 

Y2 

NO-POP 

SI/WUA 10 

BDBUS0 

BDBUS1 

BDBUS2 

BDBUS3 

BDBUS4 

BDBUS5 

BDBUS6 

BDBUS7 

40 

39 

38 

37 

36 

35 

33 

32 

3 

1 

C24 

27pF 

C25 

27pF 

2 

U2 

PWREN# 

41 

3 

GND 

Q 4 

NO-POP ( 74LVC1G80DBV) 


Appendix B 

Mechanical Information 

This appendix contains the mechanical information about the 

TMS320VC5505 DSP Stick produced by Spectrum Digital. 

B-1


THIS DRAWING IS NOT TO SCALE 

ALL MEASUREMENTS ARE IN INCHES 

B-2 TMS320VC5505 eZDSP Stick Technical Reference

Printed in U.S.A., August 2009 

512325-0001 Rev. A

TMS320VC5505 eZdsp - Spectrum Digital Support

Create successful ePaper yourself

Delete template?

Save as template?