Vishwakarma Institute of Technology B.E. (Electronics)

More documents

Recommendations

Info

Bansilal Ramnath Agarwal Charitable Trust’s Vishwakarma Institute of Technology, Pune – 411 037 Department of Electronics Engineering Current source load differential amplifier, Design of a CMOS differential amplifier with a current mirror as a load. B] Cascode amplifier. Unit IV: Datapath and Memory Design (8 Hrs) A] Adder- Single bit adder, bit parallel adder, carry save adder, carry-lookahead adder, carry select adder, transmission adder, Parity generator, comparators, Multipliers- Array multiplier, Radix n-multiplier, Wallace tree multiplier, serial multiplier, Shifters-Barrel shifter, logarithemic shifter, Synchronizers and Arbiters, CMOS Memories-classification of memories, Memory architecture, read only memories, Nonvolatile read write memories, Read write memories, memory peripheral circuits, Booth’s Multiplier. B] Manchester Carry Adder. Unit V: Fabrication and Layout (8 Hrs) A] Basic CMOS fabrication flow, front end and back end fabrication steps, Self aligned CMOS process, N well, Twin tub, Design rules, Layout of CMOS Inverter, Verification of Layout. B] P well Text Books 1. “Digital Integrated Circuits: A Design Perspective”, J. Rabaey, Prentice Hall India. 2. “CMOS analog circuit Design”, P.E. Allen and D.r. Holberg, second Edition, Oxford. 3. “VLSI Technology”, S.M.Sze, , TMH. Reference Books 1. “Principles of CMOS VLSI Design”, N. Weste and K. Eshranghian, Addison Wesley. 2. “CMOS”, RJ Baker, Wiley IEEE Press, 2004. Structure & Syllabus of B.E (Electronics ) Program – Pattern ‘C11’, Rev01, dt. 2/4/2011 52
Bansilal Ramnath Agarwal Charitable Trust’s Vishwakarma Institute of Technology, Pune – 411 037 Department of Electronics Engineering FF No. : 654 EC42106 :: Digital Image Processing Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week Prerequisites: Digital Signal Processing. Objectives: • To familiarize the student with the basic concepts about image, its formation, human visual system and its limitations • To understand various image enhancement approaches • To apply the basic morphology principles • To understand image segmentation • To learn basic ideas of image compression • To prepare the background for student to apply principles learnt to practical cases • Mapping with PEO : 1,2,3,6,7,8,9 Unit I Digital Image Fundamentals and Image Enhancement (8 Hrs) A) Elements of visual perception, Image sampling & Quantization, colour fundamentals, colour models, pseudo colour image processing. Basic grey level transformations, histogram processing, enhancement using arithmetic and logic operators, spatial filtering – smoothing and sharpening filters. Smoothing and sharpening B) frequency domain filters Unit II Morphological Image Processing (6 Hrs) A) Neighbourhood concepts, adjacency and distance measures, dilation & erosion, opening & closing operations, basic morphological operations such as region filling, thinning, thickening, skeletons, pruning for binary and gray scale images. B) Morphological operations for gray scale images. Unit III Image Segmentation (8 Hrs) Structure & Syllabus of B.E (Electronics ) Program – Pattern ‘C11’, Rev01, dt. 2/4/2011 53
Page 1 and 2: Bansilal Ramnath Agarwal Charitable
Page 7 and 8: Structure, T.E. (Module V) Subject
Page 35 and 36: Structure, B.E. (Module VII) Subjec
Page 43 and 44: Unit III Practical Radar considerat
Page 51: Bansilal Ramnath Agarwal Charitable
Page 65 and 66: Structure, B.E. (Module VIII) Bansi
Page 67 and 68: BRACT’S Vishwakarma Institute of
Page 103 and 104:
BRACT’S Vishwakarma Institute of
Page 105 and 106:
Page 107:
show all

Vishwakarma Institute of Technology B.E. (Electronics)

Create successful ePaper yourself

Delete template?

Save as template?