xmega a3u - Elfa

XMEGA A3U
Table of Contents
Features ..................................................................................................... 1
1 Ordering Information ............................................................................... 2
2 Pinout/Block Diagram .............................................................................. 3
3 Overview ................................................................................................... 4
3.1 Block Diagram ...................................................................................................5
4 Resources ................................................................................................. 6
4.1 Recommended reading .....................................................................................6
5 Capacitive touch sensing ........................................................................ 6
6 AVR CPU ................................................................................................... 7
6.1 Features ............................................................................................................7
6.2 Overview ............................................................................................................7
6.3 Architectural Overview .......................................................................................7
6.4 ALU - Arithmetic Logic Unit ...............................................................................8
6.5 Program Flow ....................................................................................................9
6.6 Status Register ..................................................................................................9
6.7 Stack and Stack Pointer ....................................................................................9
6.8 Register File ....................................................................................................10
7 Memories ................................................................................................ 11
7.1 Features ..........................................................................................................11
7.2 Overview ..........................................................................................................11
7.3 Flash Program Memory ...................................................................................12
7.4 Fuses and Lock bits .........................................................................................13
7.5 Data Memory ...................................................................................................14
7.6 EEPROM .........................................................................................................14
7.7 I/O Memory ......................................................................................................14
7.8 Data Memory and Bus Arbitration ...................................................................15
7.9 Memory Timing ................................................................................................15
7.10 Device ID and Revision ...................................................................................15
7.11 JTAG Disable ..................................................................................................15
7.12 I/O Memory Protection .....................................................................................15
7.13 Flash and EEPROM Page Size .......................................................................15
8 DMAC – Direct Memory Access Controller ......................................... 17
8386B–AVR–12/11
i