01.06.2014 Views

STM32W108C8

STM32W108C8

STM32W108C8

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>STM32W108C8</strong><br />

9.11.1 I2C status register (SCx_TWISTAT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95<br />

9.11.2 I2C control 1 register (SCx_TWICTRL1) . . . . . . . . . . . . . . . . . . . . . . . . 96<br />

9.11.3 I2C control 2 register (SCx_TWICTRL2) . . . . . . . . . . . . . . . . . . . . . . . . 96<br />

9.12 Universal asynchronous receiver / transmitter (UART) registers . . . . . . . 97<br />

9.12.1 UART status register (SC1_UARTSTAT) . . . . . . . . . . . . . . . . . . . . . . . . 97<br />

9.12.2 UART configuration register (SC1_UARTCFG) . . . . . . . . . . . . . . . . . . . 98<br />

9.12.3 UART baud rate period register (SC1_UARTPER) . . . . . . . . . . . . . . . . 99<br />

9.12.4 UART baud rate fractional period register (SC1_UARTFRAC) . . . . . . . 99<br />

9.13 DMA channel registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100<br />

9.13.1 Serial DMA control register (SCx_DMACTRL) . . . . . . . . . . . . . . . . . . 100<br />

9.13.2 Serial DMA status register (SCx_DMASTAT) . . . . . . . . . . . . . . . . . . . 101<br />

9.13.3 Transmit DMA begin address register A (SCx_TXBEGA) . . . . . . . . . . 102<br />

9.13.4 Transmit DMA begin address register B (SCx_TXBEGB) . . . . . . . . . . 102<br />

9.13.5 Transmit DMA end address register A (SCx_TXENDA) . . . . . . . . . . . 103<br />

9.13.6 Transmit DMA end address register B (SCx_TXENDB) . . . . . . . . . . . 103<br />

9.13.7 Transmit DMA count register (SCx_TXCNT) . . . . . . . . . . . . . . . . . . . . 103<br />

9.13.8 Receive DMA begin address register A (SCx_RXBEGA) . . . . . . . . . . 104<br />

9.13.9 Receive DMA begin address register B (SCx_RXBEGB) . . . . . . . . . . 104<br />

9.13.10 Receive DMA end address register A (SCx_RXENDA) . . . . . . . . . . . . 105<br />

9.13.11 Receive DMA end address register B (SCx_RXENDB) . . . . . . . . . . . . 105<br />

9.13.12 Receive DMA count register A (SCx_RXCNTA) . . . . . . . . . . . . . . . . . 106<br />

9.13.13 Receive DMA count register B (SCx_RXCNTB) . . . . . . . . . . . . . . . . . 106<br />

9.13.14 Saved receive DMA count register (SCx_RXCNTSAVED) . . . . . . . . . 107<br />

9.13.15 DMA first receive error register A (SCx_RXERRA) . . . . . . . . . . . . . . . 107<br />

9.13.16 DMA first receive error register B (SCx_RXERRB) . . . . . . . . . . . . . . . 108<br />

10 General-purpose timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109<br />

10.1 Functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110<br />

10.1.1 Time-base unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111<br />

Prescaler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112<br />

10.1.2 Counter modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112<br />

Up-counting mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .112<br />

Down-counting mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .114<br />

Center-aligned mode (up/down counting) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .115<br />

10.1.3 Clock selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118<br />

Internal clock source (CK_INT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .118<br />

External clock source mode 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .118<br />

External clock source mode 2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .120<br />

5/215 Doc ID 018587 Rev 2

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!