01.06.2014 Views

STM32W108C8

STM32W108C8

STM32W108C8

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Electrical characteristics<br />

<strong>STM32W108C8</strong><br />

Table 141. ADC module key parameters for 1 MHz sampling (1) (continued)<br />

Parameter<br />

Performance<br />

THD (dB)<br />

Single-Ended<br />

Differential<br />

-45<br />

-45<br />

-54<br />

-54<br />

-62<br />

-63<br />

-67<br />

-71<br />

-69<br />

-75<br />

-69<br />

-76<br />

-69<br />

-76<br />

-<br />

69<br />

-76<br />

ENOB (from SNR)<br />

Single-Ended<br />

Differential<br />

5.6<br />

5.6<br />

7.1<br />

7.1<br />

8.6<br />

8.6<br />

10.0<br />

10.1<br />

11.3<br />

11.4<br />

12.2<br />

12.5<br />

12.4<br />

12.9<br />

12.5<br />

12.9<br />

ENOB (from SINAD)<br />

Single-Ended<br />

Differential<br />

5.5<br />

5.6<br />

7.0<br />

7.0<br />

8.5<br />

8.5<br />

9.9<br />

10.0<br />

10.9<br />

11.3<br />

11.2<br />

12.1<br />

11.3<br />

12.3<br />

11.3<br />

12.4<br />

Equivalent ADC Bits 7 [15:9] 8 [15:8]<br />

9<br />

[15:7]<br />

10<br />

[15:6]<br />

11<br />

[15:5]<br />

12<br />

[15:4]<br />

13<br />

[15:3]<br />

14<br />

[15:2]<br />

1. INL and DNL are referenced to a LSB of the Equivalent ADC Bits shown in the last row of Table 141.<br />

ENOB (effective number of bits) can be calculated from either SNR (signal to non-harmonic noise ratio) or<br />

SINAD (signal-to-noise and distortion ratio).<br />

Table 142 describes the key ADC parameters measured at 25°C and VDD_PADS at 3.0 V,<br />

for a sampling rate of 6 MHz. ADC_HVSELP and ADC_HVSELN are programmed to 0 to<br />

disable the input buffer. The single-ended measurements were done at f input = 7.7% f Nyquist ;<br />

0 dBFS level (where full-scale is a 1.2 V p-p swing). The differential measurements were<br />

done at f input = 7.7% f Nyquist ; -6 dBFS level (where full-scale is a 2.4 V p-p swing) and a<br />

common mode voltage of 0.6 V.<br />

Table 142.<br />

ADC module key parameters for input buffer disabled<br />

and 6 MHz sampling (1)<br />

Parameter<br />

Performance<br />

ADC_PERIOD 0 1 2 3 4 5 6 7<br />

Conversion Time (µs) 5.33 10.7 21.3 42.7 85.3 171 341 683<br />

Nyquist Freq (kHz) 93.8 46.9 23.4 11.7 5.86 2.93 1.47 0.732<br />

3 dB Cut-off (kHz) 56.6 28.3 14.1 7.07 3.54 1.77 0.884 0.442<br />

INL (codes peak) 0.084 0.084 0.15 0.274 0.518 1.057 2.106 4.174<br />

INL (codes RMS) 0.046 0.044 0.076 0.147 0.292 0.58 1.14 2.352<br />

DNL (codes peak) 0.026 0.023 0.044 0.052 0.096 0.119 0.196 0.371<br />

DNL (codes RMS) 0.007 0.009 0.013 0.015 0.024 0.03 0.05 0.082<br />

ENOB (from single-cycle test) 5.6 7.0 8.5 10.0 11.4 12.6 13.1 13.2<br />

SNR (dB)<br />

Single-Ended<br />

Differential<br />

35<br />

35<br />

44<br />

44<br />

53<br />

53<br />

62<br />

62<br />

70<br />

71<br />

75<br />

77<br />

76<br />

79<br />

77<br />

80<br />

SINAD (dB)<br />

Single-Ended<br />

Differential<br />

35<br />

35<br />

44<br />

44<br />

53<br />

53<br />

62<br />

62<br />

68<br />

70<br />

71<br />

75<br />

71<br />

77<br />

71<br />

77<br />

195/215 Doc ID 018587 Rev 2

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!