01.06.2014 Views

STM32W108C8

STM32W108C8

STM32W108C8

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>STM32W108C8</strong><br />

Interrupts<br />

12.3.2 Top-level clear interrupts configuration register (INT_CFGCLR)<br />

Address: 0xE000E180<br />

Reset value: 0x0000 0000<br />

Table 125. Top-level clear interrupts configuration register (INT_CFGCLR)<br />

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16<br />

Reserved<br />

INT_D<br />

EBUG<br />

rw<br />

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0<br />

INT_I<br />

RQD<br />

INT_I<br />

RQC<br />

INT_I<br />

RQB<br />

INT_I<br />

RQA<br />

INT_A<br />

DC<br />

INT_M<br />

ACRX<br />

INT_M<br />

ACTX<br />

INT_M<br />

ACTM<br />

R<br />

INT_S<br />

EC<br />

INT_S<br />

C2<br />

INT_SC<br />

1<br />

INT_S<br />

LEEP<br />

TMR<br />

INT_B<br />

B<br />

INT_M<br />

GMT<br />

INT_TI<br />

M2<br />

INT_TI<br />

M1<br />

rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw<br />

Bit 16<br />

Bit 15<br />

Bit 14<br />

Bit 13<br />

Bit 12<br />

Bit 11<br />

Bit 10<br />

Bit 9<br />

Bit 8<br />

Bit 7<br />

Bit 6<br />

Bit 5<br />

Bit 4<br />

Bit 3<br />

Bit 2<br />

Bit 1<br />

Bit 0<br />

INT_DEBUG: Write 1 to disable debug interrupt. (Writing 0 has no effect.)<br />

INT_IRQD: Write 1 to disable IRQD interrupt. (Writing 0 has no effect.)<br />

INT_IRQC: Write 1 to disable IRQC interrupt. (Writing 0 has no effect.)<br />

INT_IRQB: Write 1 to disable IRQB interrupt. (Writing 0 has no effect.)<br />

INT_IRQA: Write 1 to disable IRQA interrupt. (Writing 0 has no effect.)<br />

INT_ADC: Write 1 to disable ADC interrupt. (Writing 0 has no effect.)<br />

INT_MACRX: Write 1 to disable MAC receive interrupt. (Writing 0 has no effect.)<br />

INT_MACTX: Write 1 to disable MAC transmit interrupt. (Writing 0 has no effect.)<br />

INT_MACTMR: Write 1 to disable MAC timer interrupt. (Writing 0 has no effect.)<br />

INT_SEC: Write 1 to disable security interrupt. (Writing 0 has no effect.)<br />

INT_SC2: Write 1 to disable serial controller 2 interrupt. (Writing 0 has no effect.)<br />

INT_SC1: Write 1 to disable serial controller 1 interrupt. (Writing 0 has no effect.)<br />

INT_SLEEPTMR: Write 1 to disable sleep timer interrupt. (Writing 0 has no effect.)<br />

INT_BB: Write 1 to disable baseband interrupt. (Writing 0 has no effect.)<br />

INT_MGMT: Write 1 to disable management interrupt. (Writing 0 has no effect.)<br />

INT_TIM2: Write 1 to disable timer 2 interrupt. (Writing 0 has no effect.)<br />

INT_TIM1: Write 1 to disable timer 1 interrupt. (Writing 0 has no effect.)<br />

Doc ID 018587 Rev 2 182/215

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!