Intel PXA250 and PXA210 Applications Processors
Intel PXA250 and PXA210 Applications Processors Intel PXA250 and PXA210 Applications Processors
JTAG/Debug Port 9.3 Layout Use the JTAG/Debug the port layout recommendations given in ARM’s application note, Multi- ICE System Design Considerations, Application Note 72. The recommended connector is a 2x10- way, 2.54 mm pitch pin header, shown in Figure 9-1. If board space is critical, use a small form-factor receptacle with a smaller pitch. Then use a cable interface that has a wire “dongle” with a 2.54 mm pitch pin header on one end and the smaller pitch connector on the other. Place the JTAG/Debug connector as close as possible to the applications processor to minimize signal degradation. If you follow these design recommendations, a JTAG bridge board is not required. Essentially, the JTAG bridge board for the example form factor reference design uses a 220 ohm resistor to tie nTRST high so that the JTAG logic can be brought out of reset (otherwise it would not come out of reset since nTRST is open-drain). 9-2 PXA250 and PXA210 Applications Processors Design Guide
SA-1110/Applications Processor Migration A The Intel® PXA250 an PXA210 applications processors represent the next generation follow-on to Intel® StrongARM* SA-1110 product. This appendix highlights the migration path needed to change an SA-1110 design to one that uses the applications processor. The majority of application code running on the SA-1110 will directly run on the applications processor, but there are substantial differences in hardware implementation and low-level coding, especially device configuration, that need to be noted. The applications processor has numerous new hardware and software features that substantially benefit a handheld product design. The applications processor can be considered a superset of the SA-1110, but with so many new features direct socket compatibility is impractical. For a detailed analysis of the differences between these products, refer to the full specifications of each device: • SA-1110 Advanced Developers Manual, Order# 278240 [http://developer.intel.com] • Intel® PXA250 and PXA210 Applications Processors Developer’s Manual, Order# 278522 • ARM* Architecture Reference Manual, Order# ARM DDI 0100D-10 • Intel 80200 Developers’ manual, Order# 273411-002 [http://developer.intel.com] Or later updated versions of any of the above. This appendix is separated into sections that focus on three different issues: 1. SA-1110 hardware migration issues — Hardware Compatibility —Signal Changes — Power Delivery — Package —Clocks —UCB1300 2. SA-1110 software migration issues — Software Compatibility — Address space — Page Table Changes — Configuration registers —DMA 3. Using new features in the applications processor PXA250 and PXA210 Applications Processors Design Guide A-1
- Page 43 and 44: System Memory Interface 2.7 System
- Page 45 and 46: LCD Display Controller 3 This chapt
- Page 47 and 48: LCD Display Controller Figure 3-1.
- Page 49 and 50: LCD Display Controller Figure 3-5.
- Page 51 and 52: LCD Display Controller Note: This e
- Page 53 and 54: LCD Display Controller However, typ
- Page 55 and 56: USB Interface 4 4.1 Self Powered De
- Page 57 and 58: MultiMediaCard (MMC) 5 The MultiMed
- Page 59 and 60: MultiMediaCard (MMC) Figure 5-1. Ap
- Page 61 and 62: MultiMediaCard (MMC) Warning: Conne
- Page 63 and 64: AC97 6 The AC97 controller unit (AC
- Page 65 and 66: I 2 C 7 The Inter-Integrated Circui
- Page 67 and 68: . I2C Figure 7-2. Using an Analog S
- Page 69 and 70: Power and Clocking 8 8.1 Operating
- Page 71 and 72: Power and Clocking Since few system
- Page 73 and 74: Power and Clocking Table 8-4. 32.76
- Page 75 and 76: Power and Clocking Table 8-6. PXA25
- Page 77 and 78: Power and Clocking Table 8-6. PXA25
- Page 79 and 80: Power and Clocking Table 8-6. PXA25
- Page 81 and 82: Power and Clocking Figure 8-2. Hard
- Page 83 and 84: Power and Clocking Table 8-10. Slee
- Page 85 and 86: Power and Clocking Table 8-14. Sync
- Page 87 and 88: Power and Clocking Table 8-16. Vari
- Page 89 and 90: Power and Clocking • Provide powe
- Page 91 and 92: Power and Clocking 8.7.4 I/O 3.3 V
- Page 93: JTAG/Debug Port 9 9.1 Description T
- Page 97 and 98: SA-1110/Applications Processor Migr
- Page 99 and 100: SA-1110/Applications Processor Migr
- Page 101 and 102: SA-1110/Applications Processor Migr
- Page 103 and 104: SA-1110/Applications Processor Migr
- Page 105 and 106: Example Form Factor Reference Desig
- Page 107 and 108: 8 1 7 6 5 4 3 2 Copyright 2002 Inte
- Page 109 and 110: 8 1 Sheet 4 of 16 1 7 6 5 4 3 2 Cop
- Page 111 and 112: 8 1 Sheet 6 of 16 1 7 6 5 4 3 2 Cop
- Page 113 and 114: 8 1 Sheet 8 of 16 1 7 6 5 4 3 2 Cop
- Page 115 and 116: 8 1 Sheet 10 of 16 1 7 6 5 4 3 2 Co
- Page 117 and 118: 8 IN_PWR {10,15} D10 1 Pg. 12 7 6 5
- Page 119 and 120: 8 C C 1 7 6 5 4 3 2 Copyright 2002
- Page 121 and 122: 8 B B A A PXA250 Processor Referenc
- Page 123 and 124: BBPXA2xx Development Baseboard Sche
SA-1110/<strong>Applications</strong> Processor<br />
Migration<br />
A<br />
The <strong>Intel</strong>® <strong>PXA250</strong> an <strong>PXA210</strong> applications processors represent the next generation follow-on to<br />
<strong>Intel</strong>® StrongARM* SA-1110 product. This appendix highlights the migration path needed to<br />
change an SA-1110 design to one that uses the applications processor.<br />
The majority of application code running on the SA-1110 will directly run on the applications<br />
processor, but there are substantial differences in hardware implementation <strong>and</strong> low-level coding,<br />
especially device configuration, that need to be noted.<br />
The applications processor has numerous new hardware <strong>and</strong> software features that substantially<br />
benefit a h<strong>and</strong>held product design. The applications processor can be considered a superset of the<br />
SA-1110, but with so many new features direct socket compatibility is impractical.<br />
For a detailed analysis of the differences between these products, refer to the full specifications of<br />
each device:<br />
• SA-1110 Advanced Developers Manual, Order# 278240 [http://developer.intel.com]<br />
• <strong>Intel</strong>® <strong>PXA250</strong> <strong>and</strong> <strong>PXA210</strong> <strong>Applications</strong> <strong>Processors</strong> Developer’s Manual, Order# 278522<br />
• ARM* Architecture Reference Manual, Order# ARM DDI 0100D-10<br />
• <strong>Intel</strong> 80200 Developers’ manual, Order# 273411-002 [http://developer.intel.com]<br />
Or later updated versions of any of the above.<br />
This appendix is separated into sections that focus on three different issues:<br />
1. SA-1110 hardware migration issues<br />
— Hardware Compatibility<br />
—Signal Changes<br />
— Power Delivery<br />
— Package<br />
—Clocks<br />
—UCB1300<br />
2. SA-1110 software migration issues<br />
— Software Compatibility<br />
— Address space<br />
— Page Table Changes<br />
— Configuration registers<br />
—DMA<br />
3. Using new features in the applications processor<br />
<strong>PXA250</strong> <strong>and</strong> <strong>PXA210</strong> <strong>Applications</strong> <strong>Processors</strong> Design Guide A-1