Intel PXA250 and PXA210 Applications Processors

More documents

Recommendations

Info

8 PXA250 Processor Reference Design 1 2 3 4 5 1 1 J7 12-54819-78 USB_WAKE {3,15} Sheet 9 of 16 1 7 6 5 4 3 2 Copyright 2002 Intel Corporation R105 {8} AUDIO3P3V 10 MIC_PWR Headset Jack Stereo Headphone Jack IrDA Transceiver 1 0.1UF VCC J4 AGND 2 1 3 D R_OUT {8} 3 FIR_SEL IRDA_FSEL {6} D MD_0 4 IRDA_MD0 11 {6} GND MD_1 5 IRDA_MD1 Microphone {6} L_OUT_B NC 6 2 GND 7 RXD 8 IR_RXD 1 {2} GND TXD 9 IR_TXD Speaker {2} DC3P3V LEDA 10 4 SHA 5 L_OUT_B STEREO HDSL-3600 # 007 SHB R107 J5 JACK 2 TIP 10 3 RING L_OUT_A {8} 3.5mm 4 R108 MICGND {8,11} HEADSET J6 10 JACK R109 2.5mm 10 MICIN {8} C79 R111 1 2 USB_5V 10 C R112 C 4.7UF {2} SA_UDCN R149 0 Mini USB Jack RADIO_MICP {11} 0 DC3P3V + J3 2 1 U19 DC3P3V C76 Pg. 9 DNI {2} R115 SA_UDCP 0 {8} AUDIO3P3V Dual Axis Acelerometer DNI B B U20 DC3P3V DC3P3V R123 100K XFILT {8} USB_5V 3 U21 MAX6348 RESET VIN 2 R120 YFILT {8} 100K A + + MAX6348XR40-T A 1uF C3 1uF C4 R117 1 2 237K C81 0.01UF C82 0.01UF C80 0.1UF R113 475K C78 0.1UF ADXL202E Dual Axis Accelerometer 8 VDD XCAP 7 1 ST YCAP 6 2 T2 XOUT 5 3 COM YOUT LCC8 4 R121 1K C84 0.1UF R118 10K R119 100K R116 475K R110 0 2 1 C77 0.1UF R106 1.5K R114 1.5K GND 1 Size Rev B 2.07 8 7 6 5 4 3 Date: Tuesday, February 05, 2002 2
8 1 Sheet 10 of 16 1 7 6 5 4 3 2 Copyright 2002 Intel Corporation J8 DC5P5V Momentary Switches CF_TYPE_II MIC5219BM5 Compact Flash Type II Socket 50 GND2 ADJ LDO REG 25 nCD2 1 DC3P3V S2 {13} CF_nCD2 D10 VIN 500ma VOUT 5 49 {7,15} VX_D10 24 nIOIS16 2 1 S 2 {6} CF_nIOIS16 GPIO_0 D09 GND 48 4 3 {3,15} {7,15} VX_D9 23 D02 3 4 D {7,15} VX_D2 D D08 {13} CF_PWR EN 47 ADJ {7,15} VX_D8 22 D01 LGAA R129 {7,15} VX_D1 46 BVD1 DC3P3V S3 {3,15} SA1111_IRQ_CF_BVD1 21 D00 U24 R130 10K {7,15} VX_D0 {3,15} GFX_IRQ_CF_BVD2 45 BVD2 1 S 2 GPIO_32 20 A00 MIC5219-3.3BM5 {3} 10K 4 3 {6,15} VX_A0 44 nREG 3.3V LDO REG {6} CF_nPREG 19 A01 1 CF_VDD {6,15} VX_A1 {3,8,11,12,13,14} VBATT 500ma 5 nINPACK VIN VOUT 43 CF_I2C_SDA A02 DC3P3V S4 {6,15} VX_A2 18 2 nWAIT GND 42 + {6} CF_nPWAIT 17 A03 3 4 {6,15} VX_A3 GPIO_17 RESET EN 41 BYP 1 S 2 R132 4 3 {3} {6,15} CF_GFX_RESET 16 A04 LG33 1K {7,15} VX_A4 CF_I2C_SCL 40 nVS2 15 A05 {7,15} VX_A5 39 nCSE DC3P3V S5 {6,15} nNEP_REG_CS 14 A06 {7,15} VX_A6 VCC2 R15 38 1 S 2 CF_VDD GPIO_22 13 VCC1 J9 4 3 0 Base Station Connector {2,11} 37 IREQ {6,15} CF_IRQ_LVL2OE 12 A07 {7,15} VX_A7 36 nWE {6} CF_nPWE C 11 A08 DC3P3V {7,15} VX_A8 C 35 nIOWR {6} CF_nPIOW 10 A09 DC3P3V {7,15} VX_A9 34 nIORD 20 Three Position Switch {6} CF_nPIOR 9 nOE 19 {6} CF_nPOE 33 nVS1 18 {8} CF_AUD 8 A10 17 R135 {7,15} VX_A10 32 nCE2 R138 {13} CF_nCD1 {6} CF_nPCE_2 nCE1 {2,14} GPIO_21 {6} CF_nPCE_1 7 100K 31 D15 RS_RI 100K 16 15 {7,15} VX_D15 6 D07 R136 {7,15} VX_D7 R140 D14 RS_DCD {13} CF_nCD2 {7,15} VX_D14 30 14 13 SA_nWE 5 D06 {2,4,5,6,7} 100K {7,15} VX_D6 1.5K 29 D13 12 11 DC3P3V {7,15} VX_D13 D05 {3,6,11,13} JTAG_TCK 4 R139 {7,15} VX_D5 28 D12 RS_TX 10 9 RS_RX {6} CF_nIOIS16 {7,15} VX_D12 D04 {7,15} VX_D4 3 S6 100K 27 D11 RS_RTS 8 7 {7,15} VX_D11 2 D03 CCW R141 {7,15} VX_D3 26 nCD1 RS_CTS R142 6 5 {6} CF_nPWAIT {13} CF_nCD1 nRESET_IN 1 GND1 0 {3,11,15} 100K RS_DTR 4 3 DNI PUSH RS_DSR 2 1 B B JTAG_TMS {3,6,11,13} CW 22 CPLD1_TDI {6,11} U25 R144 C86 21 {12,15} IN_PWR SA_TDO C87 {3,11} 75 MAX3244ECAI 0.1UF 0.1UF RS-232 XCVR 28 27 C88 C1+ V+ 24 3 C89 C1- V- DC3P3V {2,14} GPIO_20 1 0.1UF C2+ 2 0.1UF C2- {2,14} GPIO_19 14 RS_TX {2,15} SA_FF_TXD T1 IN T1OUT 9 13 RS_RTS U26 DC3P3V {2} SA_FF_RTS T2 IN T2OUT 10 RS_DTR {2} SA_FF_DTR 12 T3 IN T3OUT 11 19 RS_RX MAX4542 {2,15} SA_FF_RXD R1OUT R1 IN 4 18 RS_DCD 2 {2} SA_FF_DCD R2OUT R2 IN 5 RS_DSR V+ 17 {2} SA_FF_DSR R3OUT R3 IN 6 RS_RI {2} SA_FF_RI 16 R4OUT R4 IN 7 RS_CTS {2,12,15} SA_I2C_SCL 8 COM_1 15 8 A {2} SA_FF_CTS R5OUT R5 IN 7 1 A IN_1 NC_1 CF_I2C_SCL 20 R2OUTB INVLD 21 RS232_VALID {3} {6} RS232_ON 22 FORCEOFF VCC 26 {2,12,15} SA_I2C_SDA 4 COM_2 NC_2 5 CF_I2C_SDA 23 GND 25 FORCEON 3 PXA250 Processor Reference Design {3} SA_I2C_ENAB IN_2 6 GND Size Rev AAAF B 2.07 C90 0.1UF R145 100K R146 100K R153 0 R17 0 1 2 3 R122 0 U23 4 5 6 R16 0 R134 100K 2 R133 100K 4.7UF C85 1 R131 100K R128 1.5K R127 100K R126 953 Pg. 10 8 7 6 5 4 3 Date: Tuesday, February 05, 2002 2
Page 1 and 2:
Intel ® PXA250 and PXA210 Applicat
Page 3 and 4:
Contents Contents 1 Introduction...
Page 5 and 6:
Contents A.1 SA-1110 Hardware Migra
Page 7 and 8:
Contents 2-7 SRAM / ROM / Flash / S
Page 9 and 10:
Introduction 1 Table 1-1. Revision
Page 11 and 12:
Introduction • System memory inte
Page 13 and 14:
Introduction Table 1-3. Signal Pin
Page 15 and 16:
Page 17 and 18:
Page 19 and 20:
Introduction Figure 1-2. PXA250 App
Page 21 and 22:
Introduction Table 1-4. PXA250 Appl
Page 23 and 24:
Introduction Figure 1-3. PXA210 App
Page 25 and 26:
Introduction Table 1-5. PXA210 Appl
Page 27 and 28:
System Memory Interface 2 This sect
Page 29 and 30:
System Memory Interface Table 2-1.
Page 31 and 32:
. System Memory Interface 2.4 SDRAM
Page 33 and 34:
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
System Memory Interface Figure 2-5.
Page 41 and 42:
System Memory Interface Figure 2-6.
Page 43 and 44:
System Memory Interface 2.7 System
Page 45 and 46:
LCD Display Controller 3 This chapt
Page 47 and 48:
LCD Display Controller Figure 3-1.
Page 49 and 50:
LCD Display Controller Figure 3-5.
Page 51 and 52:
LCD Display Controller Note: This e
Page 53 and 54:
LCD Display Controller However, typ
Page 55 and 56:
USB Interface 4 4.1 Self Powered De
Page 57 and 58:
MultiMediaCard (MMC) 5 The MultiMed
Page 59 and 60:
MultiMediaCard (MMC) Figure 5-1. Ap
Page 61 and 62:
MultiMediaCard (MMC) Warning: Conne
Page 63 and 64: AC97 6 The AC97 controller unit (AC
Page 65 and 66: I 2 C 7 The Inter-Integrated Circui
Page 67 and 68: . I2C Figure 7-2. Using an Analog S
Page 69 and 70: Power and Clocking 8 8.1 Operating
Page 71 and 72: Power and Clocking Since few system
Page 73 and 74: Power and Clocking Table 8-4. 32.76
Page 75 and 76: Power and Clocking Table 8-6. PXA25
Page 81 and 82: Power and Clocking Figure 8-2. Hard
Page 83 and 84: Power and Clocking Table 8-10. Slee
Page 85 and 86: Power and Clocking Table 8-14. Sync
Page 87 and 88: Power and Clocking Table 8-16. Vari
Page 89 and 90: Power and Clocking • Provide powe
Page 91 and 92: Power and Clocking 8.7.4 I/O 3.3 V
Page 93 and 94: JTAG/Debug Port 9 9.1 Description T
Page 95 and 96: SA-1110/Applications Processor Migr
Page 105 and 106: Example Form Factor Reference Desig
Page 107 and 108: 8 1 7 6 5 4 3 2 Copyright 2002 Inte
Page 109 and 110: 8 1 Sheet 4 of 16 1 7 6 5 4 3 2 Cop
Page 111 and 112: 8 1 Sheet 6 of 16 1 7 6 5 4 3 2 Cop
Page 113: 8 1 Sheet 8 of 16 1 7 6 5 4 3 2 Cop
Page 117 and 118: 8 IN_PWR {10,15} D10 1 Pg. 12 7 6 5
Page 119 and 120: 8 C C 1 7 6 5 4 3 2 Copyright 2002
Page 121 and 122: 8 B B A A PXA250 Processor Referenc
Page 123 and 124: BBPXA2xx Development Baseboard Sche
Page 162 and 163: BBPXA2xx Development Baseboard Sche
Page 164:
DCPXA250 Processor Card 32-bit vers
Page 176:
DCPXA210 Processor Card 4 CONNECTOR
show all

Intel PXA250 and PXA210 Applications Processors

Create successful ePaper yourself

Delete template?

Save as template?