ADC JTAG I/O Intel LXT971ALC Ethernet Phy Altera EPXA1F484C3 ...
ADC JTAG I/O Intel LXT971ALC Ethernet Phy Altera EPXA1F484C3 ...
ADC JTAG I/O Intel LXT971ALC Ethernet Phy Altera EPXA1F484C3 ...
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
5<br />
4<br />
3<br />
2<br />
1<br />
D<br />
C<br />
GND layer trace<br />
to power input<br />
connectors<br />
VIAs<br />
interrupt GND plane<br />
here. Route to top<br />
layer. Connect all<br />
VReg capacitors to<br />
this vias. Do not<br />
connect caps<br />
directly to plane.<br />
VReg<br />
R147 20k<br />
R141<br />
top layer to<br />
Vreg GND<br />
connection<br />
GND layer<br />
trace to board<br />
ground plane<br />
Header_02x1<br />
CON3<br />
Welwyn LR or equ.<br />
1<br />
2<br />
1<br />
2<br />
Welwyn LR or equ.<br />
All capacitors are 10 Volt minimum.<br />
Kelvin connections to caps preferred!<br />
R60<br />
0.2R/1W<br />
330uF/10V<br />
+ C11<br />
R150<br />
20k Connector for current<br />
and input voltage<br />
measurement<br />
0.1R/1W<br />
nShdwn<br />
VCC_In<br />
C84<br />
22uF<br />
D18<br />
3<br />
C131<br />
100n<br />
BAT54C<br />
2<br />
1<br />
R39<br />
10k<br />
1V8/1,5A<br />
R36<br />
10k<br />
C226<br />
10n<br />
C8<br />
10n<br />
2<br />
1<br />
TO220-5<br />
LP3962ET-1.8<br />
IC11<br />
Vin<br />
SD<br />
GND<br />
3<br />
TO220-5<br />
LP3963ET-3.3<br />
IC12<br />
6<br />
TAB<br />
6<br />
Vout<br />
4<br />
ERR 5<br />
Change language