PCIe Devices - PLX Technology
PCIe Devices - PLX Technology
PCIe Devices - PLX Technology
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Link Training Ordered Sets<br />
n<br />
Using training ordered sets TS1 and TS2, each end of the<br />
link determines the following<br />
l Bit lock<br />
– frequent 1 0 transitions allow receiver to ‘bit lock’ onto<br />
the transmitters clock<br />
– Link signaling rate<br />
• 2.5 Gbps current support (enhancements planed)<br />
l Symbol lock<br />
– Uses COMM symbol as the start of TS1 and TS2<br />
training sets<br />
• Establishes symbol boundary sensing at receiver<br />
l Lane-to-Lane de-skew<br />
– Receiver adding/removing fixed latency on each lane of<br />
a link to align serial bit stream of the packet across the<br />
link<br />
• Compensates for trace and impedance mismatches due to routing, board<br />
materials, and within transceivers<br />
Copyright by Dashcourses, Inc. 2009<br />
4-133