05 Arithmetic in VHDL
05 Arithmetic in VHDL
05 Arithmetic in VHDL
SHOW LESS
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Representation of Signed/ Unsigned<br />
• Signed/ Unsigned values are represented us<strong>in</strong>g a subset of<br />
std_logic_vector<br />
– I.e. ‘0’, ‘1’ <strong>in</strong> each bit<br />
• However, cannot perform comparisons, assignments etc.<br />
directly with std_logic<br />
– We need to use conversion functions (see later)<br />
116
Change language