FPGA Based Non Uniform Illumination Correction in Image ...

Abhishek Acharya,Rajesh Mehra,Vikram Singh Takher, Int. J. Comp. Tech. Appl., Vol 2 (2), 349-358
ISSN:2229-6093
[11]. K.T. Gribbon, D.G. Bailey, A. Bainbridge-Smith,
‗Development Issues in Using FPGAs for Image
Processing‘, Proceedings of Image and Vision
Computing New Zealand 2007, pp. 217–222.
[12]. K. T. Gribbon, D. G. Bailey, and C. T. Johnston,
"Using Design Patterns for Image Processing
Algorithm Development on FPGAs," in Proc. of
the Third IEEE International Workshop on
Electronic Design, Test, and Applications
(DELTA 2006), Kuala Lumpur, Malaysia 2006,
pp. 47-53.
[13]. Yasuyuki Matsushita, Ko Nishino, Katsushi
Ikeuchi Masao Sakauchi, Illumination
normalization with Time-Dependent Intrinsic
Images for Video Surveillance, IEEE
Transactions on Pattern Analysis and Machine
Intelligence, VOL. 26, No. 10, October 2004 pp
1336-1347.
[14]. T. Latha, M. Sasi kumar, A. Albert Raj, FPGA
Based Digital Image Restoration Using Multi-
Resolution Transform Based Filtering, IET-UK
International Conference on Information and
Communication Technology in Electrical
Sciences 2007 pp 625 - 629.
[15]. Daniel E. Michek, Developing Image Processing
Algorithms using System Generator, Xcell
Journal, fall winter 2004 pp 01-03.
[16]. S. Lam, H. De Smet ―Frame Resolution
Scalability in Wavelet Based Multiple Line
Addressing for Passive Matrix Displays‖. IEEE
Society for Information Displays 2006,
International Symposium Digest of Technical
Papers. Vol. 37. 2006. pp. 355-358.
[17]. L.M. Reyneri, A Simulink-based hybrid codesign
tool for rapid prototyping of FPGA‘s in
signal processing systems, Elsevier Journal of
Microprocessors and Microsystems 28 2004, pp
273–289.
[18]. K. Benkrid, A. Benkrid, S. Belkacemi, Efficient
FPGA hardware development: A multi-language
approach, Elsevier Journal of Systems
Architecture 2007 pp 184–209.
[19]. Nicolas Ley, Christian Weigel and Markus
Mehnert, GPU-Based Background Illumination
Correction, Consumer Electronics, IEEE
International Symposium on Consumer
Electronics 2007, pp 1-5.
[20]. Lopez, M.; Canto, E.; Fons, M, Hardware-
Software Co-design of a Fingerprint Image
Enhancement Algorithm, IEEE Conference on
Industrial Electronics, 2006 pp 3496-3501.
[21]. Thomas W. Fry, Scott Hauck, SPIHT Image
Compression on FPGAs, Circuits and Systems
for Video Technology, IEEE Transactions on
Image Processing, 2005 pp 1138 - 1147.
[22]. Daggu Venkateshwar Rao, Shruti Patil, Naveen
Anne Babu and V Muthukumar, Implementation
and Evaluation of Image Processing Algorithms
on Reconfigurable Architecture using C-based
Hardware Descriptive Languages, International
Journal of Theoretical and Applied Computer
Sciences, Volume 1 Number 1 (2006) pp 9–34.
[23]. Rajan, S.Ravi, FPGA Based Hardware
Implementation of Image Filter with Dynamic
Reconfiguration Architecture, International
Journal of Computer Science and Network
Security, VOL.6 No.12, December 2006 pp 121 -
127.
[24]. Bei Tang, Guillermo Sapiro, Vicent Caselles,
Color Image Enhancement via Chromaticity
Diffusion, Circuits and Systems for Video
Technology, IEEE Transactions on Image
Processing, VOL. 10, 2001 pp 701-707.
[25]. Sally L. Wood, Chris Dick, Concepts of
Parallelism In An Introductory Computer
Architecture Courses With FPGA Laboratories,
34th ASEE/IEEE Frontiers in Education
Conference, October, 2004, Savannah, GA pp 15
–21.
[26]. Mike Hodson, Prototyping Image Processing
Applications, Image Processing Techniques Ltd.,
Xcell Journal, Fourth Quarter 2007 pp 31-33.
[27]. D.Crookes, K.Benkrid, A.Bouridane, K.Alotaibi
and A.Benkrid, Design and implementation of a
high level programming environment for FPGAbased
image processing, IPA99 Special Section,
IEE Proc.-Vis. Image Signal Process., Vol. 147,
No. 4, 2000 pp 377 - 384.
[28]. M. Sapkal, Mousami Munot, Dr. M. A. Joshi, R'
G'B' to Y'CbCr Color Space Conversion Using
FPGA, IET International Conference on
Wireless, Mobile and Multimedia Networks,
2008 pp 255 - 258.
[29]. Charles D. Norton, Thomas A. Werne, Paula J.
Pingree, Sven Geier, An Evaluation of the Xilinx
Virtex-4 FPGA for On-Board Processing in an
Advanced Imaging System, IEEEAC paper 1030,
Version 3 Aerospace conference, 2009 IEEE pp
1-9.
[30]. Saegusa, T. Maruyama, T. Yamaguchi, Y.
Tsukuba Univ., Tsukuba, How fast is an FPGA in
image processing, IEEE International Conference
on Field Programmable Logic and Applications,
2008 pp 77 - 82.
357