FPGA Based Non Uniform Illumination Correction in Image ...

Abhishek Acharya,Rajesh Mehra,Vikram Singh Takher, Int. J. Comp. Tech. Appl., Vol 2 (2), 349-358
ISSN:2229-6093
[31]. Chakalabbi Jairaj M., Shaila Subbaraman, QMF
Implementation using Xilinx System Generator
(XSG), 3rd IEEE International Conference on
Computer Science and Information Technology ,
2010 pp 142 - 145.
[32]. Yadong Wu, Zhiqin Liu, Yongguo Han,
Hongying Zhang, An Image illumination
Correction Algorithm based on Tone Mapping,
IEEE 3rd International Congress on Image and
Signal Processing (CISP2010), pp 648-648
[33]. WANG Zhiming, TAO Jianhua, A Fast
Implementation of Adaptive Histogram
Equalization, IEEE International Conference on
Signal Processing, 2006 pp 52-55.
[34]. I. Alston, B. Madahar, From C to netlists:
hardware engineering for software engineers?,
Electronics and Communication Engineering
Journal 14 (4) (2002) 165–173.
[35]. I.S. Uzun, A.A.A. Bouridane, FPGA
implementations of fast Fourier transforms for
real-time signal and image processing, IEEE
International Conference on Field-Programmable
Technology (FPT), 2003, pp. 102–109.
areas of interest are VLSI Design and its application
in signal and image processing systems Mr. Acharya
has been awarded by various organizations for
excellence in teaching learning process.
Rajesh Mehra: Mr. Rajesh Mehra
is currently Assistant Professor at National Institute
of Technical Teachers’ Training & Research,
Chandigarh, India. He is pursuing his PhD from
Panjab University, Chandigarh, India. He has
completed his M.E. from NITTTR, Chandigarh, India
and B. Tech from NIT, Jalandhar, India. Mr. Mehra
has 15 years of academic experience. He has
authored more than 40 research papers in national,
international conferences and reputed journals. His
interest areas are VLSI Design, Embedded System
Design, Advanced Digital Signal Processing,
Wireless & Mobile Communication and Digital
System Design. Mr. Mehra is life member of ISTE.
[36]. A. T. Moreo, P. N. Lorente, F. S. Valles, J. S.
Muro, C. F. Andrés, Experiences on developing
computer vision hardware algorithms using
Xilinx system generators, Microprocessors and
Microsystems 29, (2005) 411- 419.
[37]. C. Vicente-Chicote, A. Toledo, P. Sanchez-
Palma, Image Processing Application
Development: From Rapid Prototyping to
SW/HW Co-simulation and Automated Code
Generation, Springer-Verlag, pp.659-666, 2005.
Authors Biography:
Vikram Singh Takher: Mr. Vikram
Singh Takher is currently Lecturer (senior scale) at
Govt. Polytechnic College, Bikaner, Rajasthan,
India. He is pursuing his M.E. from NITTTR,
Chandigarh, India. He has completed his B.E. from
MNIT, Jaipur, Rajasthan, India. Mr. Takher has 14
years of academic experience. He has authored 03
research papers in national conferences and 04
research papers in international conferences. Mr.
Takher’s interest areas are VLSI Design, Embedded
System Design & Advanced Digital Signal
Processing
Abhishek Acharya: Mr. Abhishek
Acharya is currently working as Assistant Professor
in the Department of Electronics & Communication
at Govt. Engineering College Bikaner. He received
his B.E. from University of Rajasthan, Jaipur and he
has been a M.E Scholar of NITTTR Chandigarh. He
has around 8 years of teaching experience at UG/PG
level. He has authored around 15research papers to
various international and national conferences. His
358