15.08.2013 Views

DESIGN OF A CUSTOM ASIC INCORPORATING CAN™ AND 1 ...

DESIGN OF A CUSTOM ASIC INCORPORATING CAN™ AND 1 ...

DESIGN OF A CUSTOM ASIC INCORPORATING CAN™ AND 1 ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Figure 3.12 Propagation Delay Between Nodes [23].<br />

Segment Name<br />

Table 3.5 Types of Segments and Their Roles [19].<br />

Roles of Segment Number of t Q ’s<br />

Synchronization Segment<br />

(SYNC_SEG)<br />

Propagation Time Segment<br />

(PROP_SEG)<br />

Phase Buffer Segment1<br />

(PHASE_SEG1)<br />

Phase Buffer Segment2<br />

(PHASE_SEG2)<br />

Resynchronization Jump<br />

Width (RJW) (See Section<br />

3.6.5)<br />

Multiple units connected to the bus are timed<br />

to be coincident during the interval of this<br />

segment as they send or receive a frame. A<br />

recessive to dominant or a dominant to<br />

recessive transition edge is expected to exist in<br />

this segment.<br />

This segment absorbs physical delays on the<br />

network, which include an output delay of the<br />

transmit unit, a propagation delay of signal on<br />

the bus, and an input delay of the receive unit.<br />

The duration of this segment is twice the sum<br />

of each delay time.<br />

This segment is used to correct for errors when<br />

signal edges do occur within SYNC_SEG.<br />

This segment is used to correct for errors when<br />

signal edges do occur within SYNC_SEG.<br />

Since each unit is operating with their own<br />

clock, even a minute clock error in each node<br />

will accumulate. This segment absorbs such<br />

an error. To absorb a clock error, add or<br />

subtract within the Resynchronization Jump<br />

Width (RJW) setup range for PHASE_SEG1<br />

and PHASE_SEG2. The larger the values of<br />

PHASE_SEG1 and PHASE_SEG2, the greater<br />

the tolerance, but the communication speed<br />

slows down.<br />

Some units may get out of sync for reasons of<br />

a drift in clock frequency or a delay in<br />

transmission path. RJW is the maximum<br />

width for which this out-of-sync is corrected.<br />

68<br />

1<br />

1 – 8<br />

1 – 8<br />

PHASE_SEG1 or<br />

IPT, whichever is<br />

larger.<br />

1 – 4 and<br />

≤PHASE_SEG1<br />

8-25 t Q ’s

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!