14.08.2013 Views

Xilinx CPLD Libraries Guide

Xilinx CPLD Libraries Guide

Xilinx CPLD Libraries Guide

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

About Design Elements<br />

Inputs Outputs<br />

CLR L CE LEFT SLI SRI<br />

D15 –<br />

D0 C Q0 Q15<br />

0 0 1 0 X SRI X › q1 SRI qn+1<br />

qn-1 or qn+1 = state of referenced output one setup time prior to active clock transition.<br />

Design Entry Method<br />

This design element is only for use in schematics.<br />

For More Information<br />

• See the appropriate <strong>CPLD</strong> User <strong>Guide</strong>.<br />

• See the appropriate <strong>CPLD</strong> Data Sheets.<br />

<strong>CPLD</strong> <strong>Libraries</strong> <strong>Guide</strong><br />

Q14 –<br />

Q1<br />

ISE 10.1 www.xilinx.com 545

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!