Xilinx CPLD Libraries Guide

CBD16RLE
About Design Elements
Macro: 16-Bit Loadable Cascadable Dual Edge Triggered Binary Counter with Clock Enable and
Synchronous Reset
Supported Architectures
This design element is supported in the following architectures only:
CoolRunner-II
Introduction
This design element is a synchronous, loadable, resettable, cascadable dual edge triggered binary counter. The
synchronous reset (R), when High, overrides all other inputs and forces the Q outputs, terminal count (TC), and
clock enable out (CEO) outputs to Low on the Low-to-High or High-to-Low clock (C) transition.
The data on the D inputs is loaded into the counter when the load enable input (L) is High during the
Low-to-High and High-to-Low clock (C) transition, independent of the state of CE. The Q outputs increment
when CE is High during the Low-to-High and High-to-Low clock transition. The counter ignores clock
transitions when CE is Low. The TC output is High when all Q outputs are High. The CEO output is High when
all Q outputs and CE are High to allow direct cascading of counters.
Create larger counters by connecting the CEO output of each stage to the CE input of the next stage and
connecting the C, L, and R inputs in parallel. CEO is active (High) when TC and CE are High. The maximum
length of the counter is determined by the accumulated CE-to-TC propagation delays versus the clock period.
The clock period must be greater than n (tCE-TC), where n is the number of stages and the time tCE-TC is the
CE-to-TC propagation delay of each stage. When cascading counters, use the CEO output if the counter uses the
CE input or use the TC output if it does not.
This counter is asynchronously cleared, outputs Low, when power is applied. .For CPLD devices, you can
simulate power-on by applying a High-level pulse on the PRLD global net.
Logic Table
Inputs Outputs
R L CE C Dz – D0 Qz – Q0 TC CEO
1 X X › X 0 0 0
1 X X fl X 0 0 0
0 1 X › Dn Dn TC CEO
0 1 X fl Dn Dn TC CEO
0 0 0 X X No change No change 0
0 0 1 › X Inc TC CEO
CPLD Libraries Guide
148 www.xilinx.com ISE 10.1