Threads in the new ISO C Standard from 2011
Threads in the new ISO C Standard from 2011
Threads in the new ISO C Standard from 2011
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Load and Reserve/Store Conditional Purpose<br />
Some processors use atomic test-and-set <strong>in</strong>structions while o<strong>the</strong>rs use<br />
pairs of special load and store <strong>in</strong>structions.<br />
Load and reserve is also called load-locked and load-l<strong>in</strong>ked.<br />
In addition to Power, it’s used by ARM and MIPS.<br />
Test-and-set, or compare-and-swap, is used by e.g. x86.<br />
The purpose with load-and-reserve/store conditional is to simplify <strong>the</strong><br />
design of <strong>the</strong> pipel<strong>in</strong>e.<br />
Jonas Skeppstedt (js@cs.lth.se) Lecture 6 2013 47 / 70