Ph.D. Thesis - Physics
Ph.D. Thesis - Physics
Ph.D. Thesis - Physics
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Figure 6-10: <strong>Ph</strong>otograph of the surface-electrode PCB trap, known as “Bastille,” used for<br />
ablation loading experiments. The rf electrodes are spaced by 2 mm center to center, leading<br />
to an ion height above the surface of 0.8 mm, as predicted by numerical modeling. The<br />
long center electrode is held at rf ground, but may have a dc offset applied to it. The<br />
segmented electrodes on the sides carry dc potentials for confinement along the long axis of<br />
the trap, as well as elimination of stray electric fields. The wirebonds visible on the edge of<br />
the electrodes connect them to gold pads on the CPGA chip carrier.<br />
To summarize this section, a PCB ion trap was loaded with the aid of buffer gas us-<br />
ing electron impact ionization. The buffer gas allows sufficient ion signal and lifetimes<br />
to perform compensation measurements before loading in UHV with reasonable lifetimes<br />
(O(minutes)) is achieved. There are two primary lessons from this work: the first is that<br />
exposure to dielectric must be minimized to limit the surface area that can trap charges<br />
that act on the ions; the second is that methods for loading ions must be found that lead<br />
to less accumulation of charge. Buffer-gas loading was a useful expedient in this work, but<br />
is not ideal as a long-term solution, since it results in a much higher UHV pressure than is<br />
possible without it.<br />
We therefore turn to a different ion trap setup and study ablation loading of surface-<br />
electrode traps.<br />
6.4 The second-generation PCB ion trap<br />
Follwing successful trapping in San Quentin, we produced a new surface-electrode PCB<br />
trap. This trap, known as “Bastille,” has become a real “workhorse” to us, since it traps<br />
so reliably that it may be used first in a new apparatus to verify that everything else is<br />
working before a new trap is tested. In this section we present the design of this trap, a<br />
photograph of which is shown in Fig. 6-10.<br />
142