4_DC Biasing BJTs - MavDISK

4_DC Biasing BJTs - MavDISK 4_DC Biasing BJTs - MavDISK

mavdisk.mnsu.edu
from mavdisk.mnsu.edu More from this publisher
21.07.2013 Views

4_DC Biasing BJTs 8 of 31 Load-Line Analysis Maximum collector-emitter voltage occurs when IC equals zero. No drop across RC. Maximum current is ICsat = (VCC- 0)/RC Collector-emitter volage equlas zero.

4_DC Biasing BJTs BJT_load_line.obj simulation 9 of 31 I1 0Adc 200mA 100mA Q1 I Q2N2222 0 0Vdc V1 R1 100 I 10Vdc V2 0A 0V IC(Q1) 1V -I(R1) 2V 3V 4V 5V V_V1 6V 7V 8V 9V 10V

4_<strong>DC</strong> <strong>Biasing</strong> <strong>BJTs</strong> 8 of 31<br />

Load-Line Analysis<br />

Maximum collector-emitter<br />

voltage occurs when IC equals<br />

zero.<br />

No drop across RC.<br />

Maximum current is<br />

ICsat = (VCC- 0)/RC<br />

Collector-emitter volage<br />

equlas zero.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!