20.07.2013 Views

"Chapter 1 - The Op Amp's Place in the World" - HTL Wien 10

"Chapter 1 - The Op Amp's Place in the World" - HTL Wien 10

"Chapter 1 - The Op Amp's Place in the World" - HTL Wien 10

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

VREF<br />

RIN<br />

D/A<br />

D × VREF/R<br />

RS<br />

RF<br />

CO<br />

Increas<strong>in</strong>g <strong>Op</strong> Amp Buffer Amplifier Current and Voltage<br />

CF<br />

+15 V<br />

_<br />

+<br />

–15 V<br />

RF-EXT<br />

+<strong>10</strong>0 V<br />

–<strong>10</strong>0 V<br />

Figure 14–17. Incorrect Method of Increas<strong>in</strong>g Voltage Sw<strong>in</strong>g of D/A Converters<br />

Interfac<strong>in</strong>g D/A Converters to Loads<br />

VOUT<br />

Any time <strong>the</strong>re are higher voltage rails on <strong>the</strong> output section, <strong>the</strong>re are potential hazards.<br />

<strong>The</strong> circuit above illustrates a common misapplication.<br />

<strong>The</strong> whole reason for us<strong>in</strong>g <strong>the</strong> booster amp is to allow <strong>the</strong> VOUT to sw<strong>in</strong>g to a ±<strong>10</strong>0-V<br />

rail. If this circuit was operated <strong>in</strong> <strong>the</strong> unity ga<strong>in</strong> mode (external RF = 0), <strong>the</strong> VOUT<br />

will only sw<strong>in</strong>g ±15 V, maximum. <strong>The</strong>re would be no need for <strong>the</strong> ±<strong>10</strong>0-V rail. That<br />

voltage rail is <strong>the</strong>re to allow voltage ga<strong>in</strong>.<br />

If <strong>the</strong> circuit is operated with a ga<strong>in</strong> (external R larger than 0), <strong>the</strong> external RF adds<br />

to <strong>the</strong> <strong>in</strong>ternal RF to create <strong>the</strong> ga<strong>in</strong>:<br />

Ga<strong>in</strong> R FEXT R FINT<br />

R S<br />

(14–7)<br />

<strong>The</strong> problem with this is that <strong>the</strong> wattage of <strong>the</strong> resistors <strong>in</strong>creases as <strong>the</strong> external voltage<br />

rail <strong>in</strong>creases. <strong>The</strong> designer has control over <strong>the</strong> wattage of <strong>the</strong> external R F, but has no<br />

control whatsoever over <strong>in</strong>ternal R F or R S. Because <strong>the</strong>se resistors are fabricated on <strong>the</strong><br />

IC, <strong>the</strong>ir wattage is limited. Even if <strong>the</strong> wattage rat<strong>in</strong>g of <strong>the</strong> <strong>in</strong>ternal resistors is meticulously<br />

observed, <strong>the</strong>y may have undesirable <strong>the</strong>rmal coefficients if allowed to dissipate that<br />

wattage. Resistor self-heat<strong>in</strong>g will change <strong>the</strong> resistance accord<strong>in</strong>g to its rated temperature<br />

coefficient (maximum). <strong>The</strong> external resistor is sure to have a different <strong>the</strong>rmal coefficient<br />

from <strong>the</strong> <strong>in</strong>ternal resistors, caus<strong>in</strong>g a ga<strong>in</strong> error. <strong>The</strong> designer may never have encountered<br />

<strong>the</strong> effects of resistor self-heat<strong>in</strong>g before, because through-hole and surfacemount<br />

devices have enough bulk to m<strong>in</strong>imize <strong>the</strong> effect of self-heat<strong>in</strong>g. At <strong>the</strong> geometries<br />

present on IC D/As, resistor self-heat<strong>in</strong>g is a much more pronounced effect. It will produce<br />

a nonl<strong>in</strong>earity error <strong>in</strong> <strong>the</strong> D/A output.<br />

This effect is most pronounced <strong>in</strong> high-resolution converters, where <strong>the</strong> geometry is <strong>the</strong><br />

smallest. <strong>The</strong> designer, <strong>the</strong>refore, must limit <strong>the</strong> current <strong>in</strong> <strong>the</strong> feedback resistor if at all<br />

possible. Figure 14–18 shows a method of achiev<strong>in</strong>g ga<strong>in</strong> control while keep<strong>in</strong>g <strong>the</strong> high<br />

current path out of <strong>the</strong> <strong>in</strong>ternal feedback resistor:<br />

14-21

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!