20.07.2013 Views

"Chapter 1 - The Op Amp's Place in the World" - HTL Wien 10

"Chapter 1 - The Op Amp's Place in the World" - HTL Wien 10

"Chapter 1 - The Op Amp's Place in the World" - HTL Wien 10

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

11.3.6 Large Signal Differential Voltage Amplification<br />

Additional Parameter Information<br />

Large signal differential voltage amplification, AVD, is similar to <strong>the</strong> open loop ga<strong>in</strong> of <strong>the</strong><br />

amplifier except open loop is usually measured without any load. This parameter is usually<br />

measured with an output load. Figure 11–11 shows a typical graph of AVD vs. frequency.<br />

AVD is a design issue when precise ga<strong>in</strong> is required. <strong>The</strong> ga<strong>in</strong> equation of a non<strong>in</strong>vert<strong>in</strong>g<br />

amplifier:<br />

Ga<strong>in</strong> 1<br />

<br />

1<br />

1 1<br />

AVD <br />

Understand<strong>in</strong>g <strong>Op</strong> Amp Parameters<br />

(11–2)<br />

is a feedback factor, determ<strong>in</strong>ed by <strong>the</strong> feedback resistors. <strong>The</strong> term 1<br />

<strong>in</strong> <strong>the</strong> equa-<br />

AVD <br />

tion is an error term. As long as AVD is large <strong>in</strong> comparison with 1<br />

, it will not greatly affect<br />

<br />

<strong>the</strong> ga<strong>in</strong> of <strong>the</strong> circuit.<br />

11.3.7 Input Parasitic Elements<br />

Both <strong>in</strong>puts have parasitic impedance associated with <strong>the</strong>m. Figure 11–5 shows a model<br />

of <strong>the</strong> resistance and capacitance between each <strong>in</strong>put term<strong>in</strong>al and ground and between<br />

<strong>the</strong> two term<strong>in</strong>als. <strong>The</strong>re is also parasitic <strong>in</strong>ductance, but <strong>the</strong> effects are negligible at low<br />

frequency.<br />

Input impedance is a design issue when <strong>the</strong> source impedance is high. <strong>The</strong> <strong>in</strong>put loads<br />

<strong>the</strong> source.<br />

Vn<br />

Vp<br />

+<br />

_<br />

Cd<br />

Figure 11–5.Input Parasitic Elements<br />

Rd<br />

Cn<br />

Cp<br />

Rn<br />

Rp<br />

11-13

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!