Xilinx Synthesis Technology User Guide

XST User Guide
Latch with Positive Gate
The following figure shows a latch with positive gate.
D
G
LD
X3740
Q
The following table shows pin definitions for a latch with positive
gate.
IO Pins Description
D Data Input
G Positive Gate
Q Data Output
VHDL Code
Following is the equivalent VHDL code for a latch with a positive
gate.
library ieee;
use ieee.std_logic_1164.all;
entity latch is
port(G, D : in std_logic;
Q : out std_logic);
end latch;
architecture archi of latch is
begin
process (G, D)
begin
if (G='1') then
Q