05.07.2013 Views

Xilinx Synthesis Technology User Guide

Xilinx Synthesis Technology User Guide

Xilinx Synthesis Technology User Guide

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

XST Naming Conventions<br />

This appendix discusses net naming and instance naming<br />

conventions.<br />

Net Naming Conventions<br />

Appendix A<br />

These rules are listed in order of naming priority.<br />

1. Maintain external pin names.<br />

2. Keep hierarchy in signal names, using underscores as hierarchy<br />

designators.<br />

3. Maintain output signal names of registers, including state bits.<br />

Use the hierarchical name from the level where the register was<br />

inferred.<br />

4. Ensure that output signals of clock buffers get _clockbuffertype<br />

(like _BUFGP or _IBUFG) follow the clock signal name.<br />

5. Maintain input nets to registers and tristates names.<br />

6. Maintain names of signals connected to primitives and black<br />

boxes.<br />

7. Name output net names of IBUFs using the form net_name_IBUF.<br />

For example, for an IBUF with an output net name of DIN, the<br />

output IBUF net name is DIN_IBUF.<br />

Name input net names to OBUFs using the form net_name_OBUF.<br />

For example, for an OBUF with an input net name of DOUT, the<br />

input OBUF net name is DOUT_OBUF.<br />

XST <strong>User</strong> <strong>Guide</strong> A-1

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!