Technical Product Specification for Canoe Pass - Preminary - Intel

More documents

Recommendations

Info

Appendix E: POST Code Diagnostic LED Decoder ® Intel ® Server Board S2600CP and Server System P4000CP TPS Intel ® Serv 190 Appendix E: POST Code Diagnostic LED Decoder During the system boot process, the BIOS executes a number of platform configuration processes, each of which is assigned a specific hex POST code number. As each configuration routine is started, the BIOS displays the POST code to the POST Code Diagnostic LEDs on the back edge of the server board. To assist in troubleshooting a system hang during the POST process, the Diagnostic LEDs can be used to identify the last POST process that was executed. Each POST code is represented by a sequence of eight amber diagnostic LEDs. The POST codes are divided into two nibbles, an upper nibble and a lower nibble. The upper nibble bits are represented by diagnostic LEDs #4, #5, #6, and #7. The lower nibble bits are represented by diagnostics LEDs #0, #1, #2, and #3. If the bit is set in the upper and lower nibbles, then the corresponding LED is lit. If the bit is clear, then the corresponding LED is off. The diagnostic LED #7 is labeled as “MSB”, and the diagnostic LED #0 is labeled as “LSB”. In the following example, the BIOS sends a value of ACh to the diagnostic LED decoder. The LEDs are decoded as follows: Intel Confidential Intel order number G26942-003
Intel® Server System P4000CP TPS Appendix E: POST Code Diagnostic LED Decoder Table 164. POST Progress Code LED Example Upper Nibble AMBER LEDs Lower Nibble GREEN LEDs LEDs MSB LED #7 LED #6 LED #5 LED #4 LED #3 LED #2 LED #1 LSB LED #0 8h 4h 2h 1h 8h 4h 2h 1h Status ON OFF ON OFF ON ON OFF OFF Results 1 0 Ah 1 0 1 1 Ch 0 0 Upper nibble bits = 1010b = Ah; Lower nibble bits = 1100b = Ch; the two are concatenated as ACh The following table provides a list of all POST progress codes. POST Progress Codes Diagnostic LED Decoder 1 = LED On, 0 = LED Off Checkpoint Upper Nibble Lower Nibble MSB LSB 8h 4h 2h 1h 8h 4h 2h 1h LED # #7 SEC Phase #6 #5 #4 #3 #2 #1 #0 Description 01h 0 0 0 0 0 0 0 1 First POST code after CPU reset 02h 0 0 0 0 0 0 1 0 Microcode load begin 03h 0 0 0 0 0 0 1 1 CRAM initialization begin 04h 0 0 0 0 0 1 0 0 Pei Cache When Disabled 05h 0 0 0 0 0 1 0 1 SEC Core At Power On Begin. 06h 0 0 0 0 0 1 1 0 Early CPU initialization during Sec Phase. 07h 0 0 0 0 0 1 1 1 Early SB initialization during Sec Phase. 08h 0 0 0 0 1 0 0 0 Early NB initialization during Sec Phase. 09h 0 0 0 0 1 0 0 1 End Of Sec Phase. 0Eh 0 0 0 0 1 1 1 0 Microcode Not Found. 0Fh PEI Phase 0 0 0 0 1 1 1 1 Microcode Not Loaded. 10h 0 0 0 1 0 0 0 0 PEI Core 11h 0 0 0 1 0 0 0 1 CPU PEIM 15h 0 0 0 1 0 1 0 1 NB PEIM 19h 0 0 0 1 1 0 0 1 SB PEIM MRC Process Codes – MRC Progress Code Sequence is executed - See Table 63 PEI Phase continued… 31h 0 0 1 1 0 0 0 1 Memory Installed 32h 0 0 1 1 0 0 1 0 CPU PEIM (Cpu Init) 33h 0 0 1 1 0 0 1 1 CPU PEIM (Cache Init) 34h 0 0 1 1 0 1 0 0 CPU PEIM (BSP Select) 35h 0 0 1 1 0 1 0 1 CPU PEIM (AP Init) 36h 0 0 1 1 0 1 1 0 CPU PEIM (CPU SMM Init) 4Fh DXE Phase 0 1 0 0 1 1 1 1 Dxe IPL started 60h 0 1 1 0 0 0 0 0 DXE Core started 61h 0 1 1 0 0 0 0 1 DXE NVRAM Init 62h 0 1 1 0 0 0 1 0 SB RUN Init 63h 0 1 1 0 0 0 1 1 Dxe CPU Init 68h 0 1 1 0 1 0 0 0 DXE PCI Host Bridge Init 69h 0 1 1 0 1 0 0 1 DXE NB Init 6Ah 0 1 1 0 1 0 1 0 DXE NB SMM Init 70h 0 1 1 1 0 0 0 0 DXE SB Init Revision 0.8 Intel Confidential Intel order number G26942-003 191
Page 1 and 2:
Intel ® Server Board S2600CP Intel
Page 3 and 4:
Intel ® Server Board S2600CP and S
Page 5 and 6:
Page 7 and 8:
Page 9 and 10:
Page 11 and 12:
Page 13 and 14:
Page 15 and 16:
Page 17 and 18:
Page 19 and 20:
Page 21 and 22:
Page 23 and 24:
Page 25 and 26:
Page 27 and 28:
Page 29 and 30:
Page 31 and 32:
Page 33 and 34:
Page 35 and 36:
Page 37 and 38:
Page 39 and 40:
Page 41 and 42:
Page 43 and 44:
Page 45 and 46:
Page 47 and 48:
Page 49 and 50:
Page 51 and 52:
Page 53 and 54:
Page 55 and 56:
Page 57 and 58:
Page 59 and 60:
Page 61 and 62:
Page 63 and 64:
Page 65 and 66:
Page 67 and 68:
Page 69 and 70:
Page 71 and 72:
Page 73 and 74:
Page 75 and 76:
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Page 91 and 92:
Page 93 and 94:
Page 95 and 96:
Page 97 and 98:
Page 99 and 100:
Page 101 and 102:
Page 103 and 104:
Page 105 and 106:
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Page 121 and 122:
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Page 131 and 132:
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Page 139 and 140:
Page 141 and 142:
Page 143 and 144:
Page 145 and 146:
Page 147 and 148:
Page 149 and 150:
Page 151 and 152:
Page 153 and 154:
Page 155 and 156: Intel ® Server Board S2600CP and S
Page 173 and 174: Intel® Server System P4000CP TPS D
Page 183 and 184: Intel® Server System P4000CP TPS A
Page 205: Intel® Server System P4000CP TPS A
Page 211 and 212: Error! No text of specified style i
Page 217 and 218: ® Intel ® Server Board S2600CP an
Page 219 and 220: ® Intel ® Server Board S2600CP an
show all

Technical Product Specification for Canoe Pass - Preminary - Intel

Create successful ePaper yourself

Delete template?

Save as template?